# SN65LBC173, SN75LBC173 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B, EIA/TIA-423-B, RS-485, and ITU Recommendations V.10 and V.11.
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Pin Compatible With SN75173 and AM26LS32

#### **D OR N PACKAGE** (TOP VIEW) 16 V<sub>CC</sub> 1B 15**∏** 4B 1A 3 1Y 📙 14**∏** 4A 13 4Y GΙ 12 G 5 2Y 6 11 7 3Y 2A 2B [ 10**∏** 3A 9**∏** 3B GND L

### description

The SN65LBC173 and SN75LBC173 are monolithic quadruple differential line receivers with 3-state outputs. Both are designed to meet the requirements of the ANSI standards EIA/TIA-422-B, EIA/TIA-423-B, RS-485, and ITU Recommendations V.10 and V.11. The devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The four receivers share two ORed enable inputs, one active when high, the other active when low.

Each receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  mV over a common-mode input voltage range of 12 V to -7 V. Fail-safe design ensures that if the inputs are open circuited, the output is always high. Both devices are designed using the Texas Instruments proprietary LinBiCMOS<sup>TM</sup> technology that provides low power consumption, high switching speeds, and robustness.

These devices offer optimum performance when used with the SN75LBC172 or SN75LBC174 quadruple line drivers. The SN65LBC173 and SN75LBC173 are available in the 16-pin DIP (N) and SOIC (D) packages.

The SN65LBC173 is characterized over the industrial temperature range of –40°C to 85°C. The SN75LBC173 is characterized for operation over the commercial temperature range of 0°C to 70°C.

FUNCTION TABLE (each receiver)

DIFFERENTIAL INPUTS	ENABLES		OUTPUT
A-B	G G		Y
$V_{ID} \ge 0.2 V$	H	X	H
	X	L	H
-0.2 V < V <sub>ID</sub> < 0.2 V	H X	X L	?
V <sub>ID</sub> ≤ -0.2 V	H	X	L
	X	L	L
X	L	Н	Z
Open Circuit	H X	X L	H

H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.




SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

# logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematics of inputs and outputs



# SN65LBC173, SN75LBC173 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)		0.3 V to 7 V
Input voltage, V <sub>I</sub> (A or B inputs)		±25 V
Differential input voltage, V <sub>ID</sub> (see Note 2)		±25 V
Voltage range at Y, G, G		$-0.3 \text{ V to V}_{CC} + 0.5 \text{ V}$
Continuous total dissipation		. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> :	SN65LBC173	–40°C to 85°C
	SN75LBC173	0°C to 70°C
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{$\Delta$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	1100 mW	8.7 mW/°C	708 mW	578 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
Common-mode input voltage, V <sub>IC</sub>			-7		12	V
Differential input voltage, V <sub>ID</sub>				±6	V	
High-level input voltage, V <sub>IH</sub>	C ii	G inputs				V
Low-level input voltage, V <sub>I</sub> L					0.8	V
High-level output current, IOH				-8	mA	
Low-level output current, I <sub>OL</sub>					16	mA
Operating free-air temperature, T <sub>A</sub>	SN	N65LBC173	-40		85	°C
	SN	N75LBC173	0		70	

NOTES: 1. All voltage values are with respect to GND.

# SN65LBC173, SN75LBC173 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT				
V <sub>IT+</sub>	Positive-going input three	shold voltage	$I_O = -8 \text{ mA}$	$I_O = -8 \text{ mA}$				0.2	V
V <sub>IT</sub> -	Negative-going input three	shold voltage	I <sub>O</sub> = 8 mA			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub>	V <sub>IT</sub> )					45		mV
VIK	Enable input clamp volta	ge	$I_{I} = -18 \text{ mA}$				-0.9	-1.5	V
Vон	High-level output voltage		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 m/	A	3.5	4.5		V
VOL	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	$I_{OL} = 8 \text{ mA}$			0.3	0.5	V
loz	High-impedance-state ou	itput current	$V_O = 0 V \text{ to } V_{CC}$					±20	μΑ
			V <sub>IH</sub> = 12 V,	$V_{CC} = 5 V$	Other inputs at 0 V		0.7	1	mA
l	Bus input current	A or B inputs	V <sub>IH</sub> = 12 V,	$V_{CC} = 0 V$	Other inputs at 0 V		0.8	1	mA
'1	Bus input current	A of B inputs	$V_{IH} = -7 V$ ,	$V_{CC} = 5 V$	Other inputs at 0 V		-0.5	-0.8	mA
			$V_{IH} = -7 V$ ,	$V_{CC} = 0 V$	Other inputs at 0 V		-0.4	-0.8	mA
lн	High-level input current		V <sub>IH</sub> = 5 V					±20	μΑ
Ι <sub>Ι</sub> L	Low-level input current		V <sub>IL</sub> = 0 V					-20	μΑ
Ios	Short-circuit output curre	nt	V <sub>O</sub> = 0				-80	-120	mA
loo	Supply current		Outputs enabled,	$I_{O} = 0$ ,	V <sub>ID</sub> = 5 V		11	20	mA
100	ICC Supply current		Outputs disabled				0.9	1.4	IIIA

 $<sup>\</sup>uparrow$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, See Figure 1	11	22	30	ns
tPLH	Propagation delay time, low- to high-level output	ν <sub>1</sub> D = -1.5 v to 1.5 v, See Figure 1	11	22	30	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 2		17	30	ns
tPZL	Output enable time to low level	See Figure 3		18	30	ns
<sup>t</sup> PHZ	Output disable time from high level	See Figure 2		35	45	ns
tPLZ	Output disable time from low level	See Figure 3		25	40	ns
tsk(p)	Pulse skew ( tpHL - tpLH )	See Figure 2		0.5	6	ns
t <sub>t</sub>	Transition time	See Figure 1		5	10	ns

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. t<sub>pd</sub> and t<sub>t</sub> Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{\Gamma} \le 6$  ns,  $t_$ 

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 2. tpHZ and tpZH Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{f} \le 6$  ns,  $Z_{O} = 50 \ \Omega$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 3. tpzL and tpLZ Test Circuit and Voltage Waveforms

#### TYPICAL CHARACTERISTICS












Figure 5

#### TYPICAL CHARACTERISTICS









FREE-AIR TEMPERATURE 24.5 V<sub>CC</sub> = 5 V  $C_1 = 15 pF$  $V_{10} = \pm 1.5 \text{ V}$ 24 Propagation Delay Time - ns **tPHL** 23.5 23 **tPLH** 22.5 22 - 40 - 20 40 60 80 100 T<sub>A</sub> - Free-Air Temperature - °C

PROPAGATION DELAY TIME

Figure 8 Figure 9


SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

#### **MECHANICAL DATA**

## D (R-PDSO-G\*\*)

# 14 PIN SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012


SLLS170D - OCTOBER 1993 - REVISED JUNE 2000

#### **MECHANICAL DATA**

## N (R-PDIP-T\*\*)

#### **16 PIN SHOWN**

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated