
SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427C - APRIL 1999 - REVISED JUNE 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, and Standard Plastic (N) and Ceramic (J) DIPs

SN54LV4066A . . . J OR W PACKAGE SN74LV4066A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



description

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V_{CC} operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

The SN54LV4066A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV4066A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each switch)

INPUT CONTROL (C)	SWITCH
L	OFF
Н	ON



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments

LINEESS OTHERWISE NOTED this document contains PRODUCTION




SCLS427C - APRIL 1999 - REVISED JUNE 2000

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCLS427C - APRIL 1999 - REVISED JUNE 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Switch I/O voltage range, V _{IO} (see Notes 1 and	d 2)	–0.5 V to V _{CC} + 0.5 V
Control-input clamp current, I _{IK} (V _I < 0)		–20 mA
I/O diode current, I _{IOK} (V _{IO} < 0 or V _{IO} > V _{CC})		±50 mA
On-state switch current, $I_T (V_{IO} = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3):	: D package	86°C/W
	DB package	96°C/W
	DGV package	127°C/W
	N package	80°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{sto}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LV4066A		SN74L\	/4066A	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2‡	5.5	2‡	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
\ _{\/}	High-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		V _{CC} ×0.7		V	
VIH	nigri-level iriput voltage, control iriputs	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	N	$V_{CC} \times 0.7$			
	Low-level input voltage, control inputs	V _{CC} = 2 V		0.5		0.5		
 		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
VIL		V _{CC} = 3 V to 3.6 V	ć	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		V _{CC} = 4.5 V to 5.5 V	70	V _{CC} ×0.3		$V_{CC} \times 0.3$		
VI	Control input voltage		0	5.5	0	5.5	V	
VIO	Input/output voltage		0	Vcc	0	Vcc	V	
		V _{CC} = 2.3 V to 2.7 V	0	200	0	200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V	
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20		
TA	Operating free-air temperature		- 55	125	-40	85	°C	

[‡] With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427C - APRIL 1999 - REVISED JUNE 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	.,	T,	Δ = 25°C	;	SN54LV4066A	SN74LV4066A	UNIT
	PARAMETER	CONDITIONS	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNII
		$I_T = -1 \text{ mA},$	2.3 V		38	180	225	225	
R _{on}	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	3 V		29	150	190	190	Ω
		(see Figure 1)	4.5 V		21	75	100	100	1
		$I_T = -1 \text{ mA},$	2.3 V		143	500	600	600	
R _{on(p)}	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		57	180	225	225	Ω
	on state resistance	AC = AIH	4.5 V		31	100	125	125	
	Difference in	$I_T = -1 \text{ mA},$	2.3 V		6	30	40	40	
ΔR_{on}	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		3	20	30	30	Ω
	between switches	AC = AIH	4.5 V		2	15	20	20	
Ц	Control input current	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	±1	±1	μΑ
I _{soff}	Off-state switch leakage current	$\begin{aligned} &V_I = V_{CC} \text{ and } \\ &V_O = \text{GND, or } \\ &V_I = \text{GND and } \\ &V_O = V_{CC}, \\ &V_C = V_{IL} \\ &(\text{see Figure 2}) \end{aligned}$	5.5V			±0.1	±1	±1	μА
I _{son}	On-state switch leakage current	V _I = V _{CC} or GND, V _C = V _{IH} (see Figure 3)	5.5 V			±0.1	±1	±1	μА
Icc	Supply current	$V_I = V_{CC}$ or GND	5.5 V				20	20	μА
C _{ic}	Control input capacitance				1.5				pF
C _{io}	Switch input/output capacitance				5.5				pF
C _f	Feedthrough capacitance				0.5				pF



SCLS427C - APRIL 1999 - REVISED JUNE 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

DAI	RAMETER	FROM	то	TEST	T,	ղ = 25°C	;	SN54LV	4066A	SN74LV	4066A	UNIT
PAI	KAWETEK	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH, tPHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		1.2	10		16		16	ns
^t PZH [,]	Switch turn-on time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		3.3	15		20		20	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		6	15	Á	23		23	ns
tPLH, tPHL	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		2.6	12	Snac	18		18	ns
tPZH, tPZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.2	25	da	32		32	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		9.6	25		32		32	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

DAI	RAMETER	FROM	то	TEST	T,	<u>Վ</u> = 25°C	;	SN54LV	4066A	SN74LV	4066A	UNIT
FAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH, tPHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.8	6		10		10	ns
^t PZH [,] ^t PZL	Switch turn-on time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		2.3	11		15		15	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		4.5	11	Q	15		15	ns
t _{PLH} , t _{PHL}	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		1.5	9	Ongo	12		12	ns
^t PZH [,] ^t PZL	Switch turn-on time	С	A or B	C_L = 50 pF, R_L = 1 k Ω (see Figure 5)		3	18	No N	22		22	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		7.2	18		22		22	ns

SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427C - APRIL 1999 - REVISED JUNE 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

DAI	RAMETER	FROM	то	TEST	T,	գ = 25°C	;	SN54LV	4066A	SN74LV	4066A	UNIT
PAI	KAWETEK	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH, tPHL	Propagation delay time	A or B	B or A	C _L = 15 pF, (see Figure 4)		0.3	4		7		7	ns
tPZH, tPZL	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		1.6	7		10		10	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	C_L = 15 pF, R_L = 1 k Ω (see Figure 5)		3.2	7	Á	10		10	ns
tPLH, tPHL	Propagation delay time	A or B	B or A	C _L = 50 pF, (see Figure 4)		0.6	6	Snac	8		8	ns
tPZH, tPZL	Switch turn-on time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.1	12	da	16		16	ns
tPLZ, tPHZ	Switch turn-off time	С	A or B	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		5.1	12		16		16	ns

analog switch characteristics over operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	то	TEST		V	T,	λ = 25°(С	UNIT				
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS		vcc	MIN	TYP	MAX	UNIT				
_			$C_1 = 50 \text{ pF}, R_1 = 600 \Omega,$		2.3 V		30						
Frequency response (switch on)	A or B	B or A	f _{in} = 1 MHz (sine wave)		3 V		35		MHz				
(ewiter err)			$20\log_{10}(V_O/V_I) = -3 \text{ dB } (s)$	see Figure 6)	4.5 V		50						
					2.3 V		-45						
Crosstalk (between any switches)	A or B	B or A	A $C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz} \text{ (sine wave) (see Figure 7)}$		3 V		-45		dB				
(between any switches)			11n - 1 Wil iz (Sine wave) (c	fin = 1 MHz (sine wave) (see Figure 7)			-45						
Crosstalk				2.3 V		15							
(control input to signal	С	A or B	$C_L = 50$ pF, $R_L = 600$ Ω, $f_{in} = 1$ MHz (square wave) (see Figure 8)	3 V		20		mV				
output)			IIII = 1 Miliz (oquale wave) (See Figure 6)	4.5 V		50						
					2.3 V		-40						
Feedthrough attenuation (switch off)	A or B	B or A	B or A $C_L = 50 \text{ pF}, R_L = 600 \Omega, f_{in} = 1000 \Omega$		3 V		-40		dB				
(SWILOTT OTT)			(See Figure 3)	(see Figure 9)			-40						
			$C_{I} = 50 \text{ pF}, R_{I} = 10 \text{ k}\Omega,$	$V_I = 2 V_{p-p}$	2.3 V		0.1						
Sine-wave distortion	A or B	B or A	B or A	B or A	B or A	B or A	$f_{in} = 1 \text{ kHz (sine wave)}$ $V_{I} = 2.5 V_{p-p}$		3 V		0.1		
			(see Figure 10) $V_{I} = 4 V_{p-p}$		4.5 V		0.1						

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	4.5	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output



VOLTAGE WAVEFORMS

Figure 5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk (Control Input – Switch Output)




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated