SCLS405A - APRIL 1998 - REVISED MAY 2000

- EPIC<sup>TM</sup> (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

#### description

The 'LV163A devices are 4-bit synchronous binary counters designed for 2-V to 5.5-V  $\rm V_{CC}$  operation.

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'LV163A devices are 4-bit binary counters. Synchronous

operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'LV163A devices is synchronous. A low level at the clear ( $\overline{CLR}$ ) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to  $\overline{CLR}$  to synchronously clear the counter to 0000 (LLLL).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV163A J OR W PACKAGE
SN74LV163A D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)

	`			
CLR [ CLK [ A [ B [ C [ D [ GND [	2 3 4	σ	14	V <sub>CC</sub> RCO Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub> ENT LOAD

SN54LV163A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Copyright © 2000, Texas Instruments Incorporated

SCLS405A – APRIL 1998 – REVISED MAY 2000


#### description (continued)

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54LV163A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LV163A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.


### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS405A - APRIL 1998 - REVISED MAY 2000



logic diagram (positive logic)


<sup>†</sup> For simplicity, routing of complementary signals  $\overline{LD}$  and  $\overline{CK}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.




SCLS405A - APRIL 1998 - REVISED MAY 2000

### logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)



<sup>†</sup> The origins of  $\overline{\text{LD}}$  and  $\overline{\text{CK}}$  are shown in the logic diagram of the overall device.




SCLS405A - APRIL 1998 - REVISED MAY 2000

#### typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





#### SCLS405A - APRIL 1998 - REVISED MAY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)		
Voltage range applied to any output in the high		
or power-off state, V <sub>O</sub> (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 3)		
		82°C/W
		120°C/W
		64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS405A - APRIL 1998 - REVISED MAY 2000

			SN54L	V163A	SN74L	V163A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
\ <i>l</i>		V <sub>CC</sub> = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
Ma		V <sub>CC</sub> = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$		-50		-50	μΑ
1	Ligh lovel output output	$V_{CC}$ = 2.3 V to 2.7 V		-2		-2	
ЮН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-6		-6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
la.		$V_{CC}$ = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12	
		$V_{CC}$ = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

### recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54	4LV163A		SN74	4LV163A		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
Vou	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
Vон	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			v
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1			0.1	
	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4			0.4	V
VOL	$I_{OL} = 6 \text{ mA}$	3 V			0.44			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V			0.55			0.55	
lı	$V_{I} = V_{CC} \text{ or } GND$	0 V to 5.5 V			±1			±1	μA
Icc	$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			20			20	μΑ
loff	$V_I \text{ or } V_O = 0 \text{ to } 5.5 \text{ V}$	0 V			5			5	μA
<u> </u>	$V_{I} = V_{CC}$ or GND	3.3 V							pF
Ci		5 V							ΡΓ



SCLS405A - APRIL 1998 - REVISED MAY 2000

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/163A	SN74L	V163A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low								ns
		CLR							
		Data (A, B, C, and D)							
t <sub>su</sub>	Setup time before CLK↑	ENP, ENT							ns
		LOAD low							
t <sub>h</sub>	Hold time, all synchronous inputs after CLK $\uparrow$								ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/163A	SN74L	V163A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>w</sub>	Pulse duration, CLK high or low								ns
		CLR							
		Data (A, B, C, and D)							
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	ENP, ENT							ns
		LOAD low							
th	Hold time, all synchronous inputs after $CLK\uparrow$								ns

# timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	V163A	SN74L	V163A	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low								ns
		CLR							
		Data (A, B, C, and D)							
tsu	Setup time before CLK↑	ENP, ENT							ns
		LOAD low							
t <sub>h</sub>	Hold time, all synchronous inputs after $CLK\uparrow$								ns



SCLS405A - APRIL 1998 - REVISED MAY 2000

switching o V <sub>CC</sub> = 2.5 V ±	characteristi ⊦ 0.2 V (unle	cs over ss otherwise	recommende e noted) (see	ed op Figure	oeratii e 1)	ng f	ree-aiı	ter	nperat	ure	range,								
PARAMETER	FROM	то	LOAD	Т	λ = 25°C	;	SN54L	V163A	SN74L	V163A	UNIT								
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT								
f			C <sub>L</sub> = 15 pF*								MHz								
fmax			C <sub>L</sub> = 50 pF																
<sup>t</sup> PLH <sup>*</sup>	CLK	0																	
<sup>t</sup> PHL <sup>*</sup>	CLK	Q																	
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO																	
<sup>t</sup> PHL*	OLK	(count mode)	C <sub>L</sub> = 15 pF								ns								
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO (preset mode)	0L = 10 pi								115								
<sup>t</sup> PHL*	OEK		(preset mode)	(preset mode)	(preset mode)	(preset mode)	(preset mode)	(preset mode)	(preset mode)	(preset mode)	(preset mode)								
<sup>t</sup> PLH <sup>*</sup>	ENT	RCO																	
<sup>t</sup> PHL*	LIVI	RCO																	
<sup>t</sup> PLH	CLK	Q																	
<sup>t</sup> PHL	ULK	9																	
<sup>t</sup> PLH	CLK	RCO																	
<sup>t</sup> PHL	OER	(count mode)	C <sub>1</sub> = 50 pF								ns								
<sup>t</sup> PLH	CLK	RCO	0L = 00 pi								113								
<sup>t</sup> PHL	<u>SER</u>	(preset mode)																	
<sup>t</sup> PLH	ENT	RCO																	
<sup>t</sup> PHL		ROO																	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

	characteristics				free-air	temperature	range,
$V_{CC} = 3.3$ V	/ $\pm$ 0.3 V (unless c	otherwis	se noted) (see Fig	gure 1)		-	-

	FROM	то	LOAD	Т	<b>₄ = 25°</b> Ω	;	SN54L	V163A	SN74L	/163A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF*								MHz
fmax			C <sub>L</sub> = 50 pF								
<sup>t</sup> PLH*	<u>cur</u>	0									
<sup>t</sup> PHL*	CLK	Q									
<sup>t</sup> PLH*	CLK	RCO									
<sup>t</sup> PHL*	OEK	(count mode)	C <sub>L</sub> = 15 pF								ns
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO	0L = 10 pi								115
<sup>t</sup> PHL <sup>*</sup>	OEK	(preset mode)									
<sup>t</sup> PLH <sup>*</sup>	ENT	RCO									
<sup>t</sup> PHL*		RCO									
<sup>t</sup> PLH	CLK	Q									
<sup>t</sup> PHL	ULK	Q									
<sup>t</sup> PLH	CLK	RCO									
<sup>t</sup> PHL	OEK	(count mode)	C <sub>L</sub> = 50 pF								ns
<sup>t</sup> PLH	CLK	RCO	0L = 30 pi								115
<sup>t</sup> PHL	OER	(preset mode)									
<sup>t</sup> PLH	ENT	RCO									
<sup>t</sup> PHL											

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS405A - APRIL 1998 - REVISED MAY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	<b>₄ = 25°</b> α	>	SN54L	V163A	SN74L	/163A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF*								MHz
<sup>f</sup> max			C <sub>L</sub> = 50 pF								
<sup>t</sup> PLH <sup>*</sup>	CLK	0									
<sup>t</sup> PHL*	CLK	Q									
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO									
<sup>t</sup> PHL <sup>*</sup>	OER	(count mode)	C <sub>L</sub> = 15 pF								ns
<sup>t</sup> PLH <sup>*</sup>	CLK	RCO	0L = 15 pr								115
<sup>t</sup> PHL <sup>*</sup>	OER	(preset mode)									
<sup>t</sup> PLH <sup>*</sup>	ENT	DCO									
<sup>t</sup> PHL*	LINI	RCO									
<sup>t</sup> PLH	CLK	0									
<sup>t</sup> PHL	CLK	Q									
<sup>t</sup> PLH	CLK	RCO									
<sup>t</sup> PHL	CER	(count mode)	C <sub>L</sub> = 50 pF								ns
<sup>t</sup> PLH	CLK	RCO									113
<sup>t</sup> PHL		(preset mode)									
<sup>t</sup> PLH	ENT	RCO									
<sup>t</sup> PHL		RCO									

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)

	PARAMETER		SN74LV163A		
			TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>				V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>				V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>				V
VIH(D)	High-level dynamic input voltage				V
V <sub>IL(D)</sub>	Low-level dynamic input voltage				V


NOTE 5: Characteristics are for surface-mount packages only.

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS		TYP	UNIT
	Power dissipation capacitance	$C_{1} = 50 \text{ pF},$	f = 10 MHz	3.3 V		рF
Cpd		0 <u></u> = 50 pl ,		5 V		



SCLS405A - APRIL 1998 - REVISED MAY 2000



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 3 ns, t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpH and tpI H are the same as  $t_{pd}$ .





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated