- Member of the Texas Instruments *Widebus*™ Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16834 is characterized for operation from -40° C to 85° C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)							
,		,	1				
NC [1	9 ₅₆	GND				
NC [2	55]NC				
Y1 [3	54]A1				
GND [4	53]GND				
Y2 [5	52] A2				
Y3 [6	51] A3				
V _{CC} [7	50]v _{cc}				
Y4 [8	49] A4				
Y5 [9	48] A5				
Y6 [10	47] A6				
GND [11	46] GND				
Y7 [12	45] A7				
Y8 [13	44] A8				
Y9 [14	43] A9				
Y10 [15	42]A10				
Y11 [16	41]A11				
Y12 [17	40]A12				
GND [18	39] GND				
Y13 [19	38]A13				
Y14 [20	37	A14				
Y15 [21	36	A15				
V _{CC} [22	35]V _{CC}				
Y16 [23	34]A16				
Y17 [24	33]A17				
GND [25	32] GND				
Y18	26	31]A18				
OE	27	30]СГК				
LE [28	29] GND				

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1999, Texas Instruments Incorporated


FUNCTION TABLE

	OUTPUT							
OE	LE	CLK	Α	Y				
Н	Х	Х	Х	Z				
L	L	Х	L	L				
L	L	Х	Н	Н				
L	Н	\uparrow	L	L				
L	Н	\uparrow	Н	н				
L	Н	н	Х	Y0 [†]				
L	Н	L	Х	Y0‡				

 Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high
Output level before the indicated steady-state

input conditions were established


logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)		–0.5 V to 4.6 V
Output voltage range, V_{O} (see Notes 1 and 2)		-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0)		
Continuous output current, I _O		
Continuous current through each V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):		
	DGV package	
	DL package	
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL Low-level input voltage	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	V _{CC}	V
	High-level output current	V _{CC} = 1.65 V		-4	
1		V _{CC} = 2.3 V		-12	
ЮН		V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	1
		V _{CC} = 1.65 V		4	
1		V _{CC} = 2.3 V		12	A
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16834 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES190 - FEBRUARY 1999

PAI	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0	.2		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		† MAX 0.2 0.45 0.4 0.7 0.4 0.55 ±5 ±5 ±500 ±10 ±10 40 750 10	
		$I_{OH} = -6 \text{ mA}$	2.3 V	2			
∨он			2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
			3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2			
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
No.		I _{OL} = 6 mA	2.3 V			0.4	V
VOL		10 m 10 m 1	2.3 V			0.7	v
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
Ц		$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μΑ
		V _I = 0.58 V	1.65 V	25			
		V _I = 1.07 V	1.65 V	-25			
		V ₁ = 0.7 V	2.3 V	45			
II(hold)		V _I = 1.7 V	2.3 V	-45			μA
		V _I = 0.8 V	3 V	75			
		V ₁ = 2 V	3 V	-75			
		V _I = 0 to 3.6 V [‡]	3.6 V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
I _{OZ}		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μΑ
∆lcc		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA
Ci	Control inputs Data inputs	VI = V _{CC} or GND	3.3 V				pF
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency											MHz	
	Pulse duration	LE low										ns	
tw	Fuise duration	CLK high or low											
		Data before CLK↑											
t _{su}	Setup time Data before L		CLK high									ns	
		Data before LE	CLK low										
	Hold time	Data after CLK↑											
t _h		Data after LE↑	CLK high or low									ns	



SN74ALVCH16834 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS

SCES190 - FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V _{CC} =	1.8 V	۲ <mark>0.2 v_{CC} =</mark>	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax											MHz
	A										
^t pd	LE	Y									ns
	CLK										
ten	OE	Ý									ns
^t dis	OE	Y									ns


switching characteristics from 0° C to 65° C, C_L = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)		UNIT
		(6611 61)	MIN MAX	
^t pd	CLK	Y		ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	= 1.8 V V _{CC} = 2.5 V V _{CC} = 3.3 TYP TYP TYP TYP		UNIT		
	Power dissipation	Power dissipation Outputs enabled			C 0 _ f _ 10 MHz				рF
Сp	d capacitance	Outputs disabled	$C_{L} = 0,$ $f = 10 \text{ MHz}$						





- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.
 - F. tPZL and tPZH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

SN74ALVCH16834 **18-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS


SCES190 - FEBRUARY 1999



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tp71 and tp7H are the same as ten.
 - G. tpi H and tpHi are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - $\mathsf{D}.\;\;\mathsf{The}\;\mathsf{outputs}\;\mathsf{are}\;\mathsf{measured}\;\mathsf{one}\;\mathsf{at}\;\mathsf{a}\;\mathsf{time}\;\mathsf{with}\;\mathsf{one}\;\mathsf{transition}\;\mathsf{per}\;\mathsf{measurement}.$
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated