

# SN54ALVTH16543, SN74ALVTH16543 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) *Widebus*™ Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V  $V_{CC}$ )
- Typical  $V_{OLP}$  (Output Ground Bounce)  $<0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- High-Drive ( $-24/24$  mA at 2.5-V and  $-32/64$  mA at 3.3-V  $V_{CC}$ )
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds  $V_{CC} + 0.5$  V
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH16543 . . . WD PACKAGE  
SN74ALVTH16543 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)

1OEAB	1	56	1OEBA
1LEAB	2	55	1LEBA
1CEAB	3	54	1CEBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
$V_{CC}$	7	50	$V_{CC}$
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
$V_{CC}$	22	35	$V_{CC}$
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2CEAB	26	31	2CEBA
2LEAB	27	30	2LEBA
2OEAB	28	29	2OEBA

## description

The 'ALVTH16543 devices are 16-bit registered transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ), output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ), and chip-enable ( $\overline{CEAB}$  or  $\overline{CEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but uses the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54ALVTH16543, SN74ALVTH16543  
2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16543 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†  
(each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H



† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established

SN54ALVTH16543, SN74ALVTH16543  
2.5-V/3.3-V 16-BIT REGISTERED TRANSCIEVERS  
WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

logic diagram (positive logic)



PRODUCT PREVIEW



# SN54ALVTH16543, SN74ALVTH16543

## 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Output current in the low state, $I_O$ : SN54ALVTH16543	96 mA
SN74ALVTH16543	128 mA
Output current in the high state, $I_O$ : SN54ALVTH16543	–48 mA
SN74ALVTH16543	–64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Note 3)

		SN54ALVTH16543			SN74ALVTH16543			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	2.3		2.7	2.3		2.7	V
$V_{IH}$	High-level input voltage	1.7			1.7			V
$V_{IL}$	Low-level input voltage			0.7			0.7	V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			–6			–8	mA
$I_{OL}$	Low-level output current			6			8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1 \text{ kHz}$			18			24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature	–55		125	–40		85	°C

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**SN54ALVTH16543, SN74ALVTH16543**  
**2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES073C – JUNE 1996 – REVISED JANUARY 1999

**recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)**

			SN54ALVTH16543			SN74ALVTH16543			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage		3		3.6	3		3.6	V
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.8			0.8	V
$V_I$	Input voltage		0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current				–24			–32	mA
$I_{OL}$	Low-level output current				24			32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ kHz}$				48			64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature		–55		125	–40		85	$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**PRODUCT PREVIEW**



# SN54ALVTH16543, SN74ALVTH16543

## 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALVTH16543			SN74ALVTH16543			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 2.3 V, I <sub>I</sub> = −18 mA		−1.2			−1.2			V
V <sub>OH</sub>		V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OH</sub> = −100 μA		V <sub>CC</sub> −0.2			V <sub>CC</sub> −0.2			V
		V <sub>CC</sub> = 2.3 V, I <sub>OH</sub> = −6 mA		1.8						
		I <sub>OH</sub> = −8 mA					1.8			
V <sub>OL</sub>		V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OL</sub> = 100 μA		0.2			0.2			V
		V <sub>CC</sub> = 2.3 V		I <sub>OL</sub> = 6 mA		0.4				
				I <sub>OL</sub> = 8 mA		0.4				
				I <sub>OL</sub> = 18 mA		0.5				
				I <sub>OL</sub> = 24 mA		0.5				
V <sub>RST</sub> ‡		V <sub>CC</sub> = 2.7 V, I <sub>O</sub> = 1 mA, V <sub>I</sub> = V <sub>CC</sub> or GND		0.55			0.55			V
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1			μA
		V <sub>CC</sub> = 0 or 2.7 V, V <sub>I</sub> = 5.5 V		10			10			
	A or B ports	V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = 5.5 V		10			10			
		V <sub>I</sub> = V <sub>CC</sub>		1			1			
		V <sub>I</sub> = 0		−5			−5			
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V					±100			μA
I <sub>BHL</sub> §		V <sub>CC</sub> = 2.3 V, V <sub>I</sub> = 0.7 V		115			115			μA
I <sub>BHH</sub> ¶		V <sub>CC</sub> = 2.3 V, V <sub>I</sub> = 1.7 V		−10			−10			μA
I <sub>BHLO</sub> #		V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = 0 to V <sub>CC</sub>		300			300			μA
I <sub>BHHO</sub>		V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = 0 to V <sub>CC</sub>		−300			−300			μA
I <sub>EX</sub> ☆		V <sub>CC</sub> = 2.3 V, V <sub>O</sub> = 5.5 V		125			125			μA
I <sub>OZ</sub> (PU/PD)□		V <sub>CC</sub> ≤ 1.2 V, V <sub>O</sub> = 0.5 V to V <sub>CC</sub> , V <sub>I</sub> = GND or V <sub>CC</sub> , OE = don't care		±100			±100			μA
I <sub>CC</sub>		V <sub>CC</sub> = 2.7 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		0.04	0.1	0.04	0.1	mA
				Outputs low		2.6	4.5	2.6	4.5	
				Outputs disabled		0.04	0.1	0.04	0.1	
C <sub>i</sub>		V <sub>CC</sub> = 2.5 V, V <sub>I</sub> = 2.5 V or 0								pF
C <sub>io</sub>		V <sub>CC</sub> = 2.5 V, V <sub>O</sub> = 2.5 V or 0								pF

† All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}$  max.

¶ The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min.

# An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

|| An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

☆ Current into an output in the high state when  $V_O > V_{CC}$

□ High-impedance state during power up or power down

PRODUCT PREVIEW



**SN54ALVTH16543, SN74ALVTH16543**  
**2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES073C – JUNE 1996 – REVISED JANUARY 1999

**electrical characteristics over recommended operating free-air temperature range,**  
 **$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ALVTH16543			SN74ALVTH16543			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$		$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
		$V_{CC} = 3\text{ V}$ , $I_{OH} = -24\text{ mA}$	2						
		$V_{CC} = 3\text{ V}$ , $I_{OH} = -32\text{ mA}$				2			
$V_{OL}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$ , $I_{OL} = 100\text{ }\mu\text{A}$			0.2			0.2	V
		$V_{CC} = 3\text{ V}$ , $I_{OL} = 16\text{ mA}$						0.4	
		$V_{CC} = 3\text{ V}$ , $I_{OL} = 24\text{ mA}$			0.5				
		$V_{CC} = 3\text{ V}$ , $I_{OL} = 32\text{ mA}$						0.5	
		$V_{CC} = 3\text{ V}$ , $I_{OL} = 48\text{ mA}$			0.55				
		$V_{CC} = 3\text{ V}$ , $I_{OL} = 64\text{ mA}$						0.55	
$V_{RST}^\ddagger$		$V_{CC} = 3.6\text{ V}$ , $I_O = 1\text{ mA}$ , $V_I = V_{CC}\text{ or GND}$			0.55			0.55	V
$I_I$	Control inputs	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 1$			$\pm 1$	$\mu\text{A}$
		$V_{CC} = 0\text{ or }3.6\text{ V}$ , $V_I = 5.5\text{ V}$			10			10	
	A or B ports	$V_{CC} = 3.6\text{ V}$ , $V_I = 5.5\text{ V}$			10			10	
		$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$			1			1	
		$V_{CC} = 3.6\text{ V}$ , $V_I = 0$			-5			-5	
$I_{off}$		$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						$\pm 100$	$\mu\text{A}$
$I_{BHL}^\S$		$V_{CC} = 3\text{ V}$ , $V_I = 0.8\text{ V}$	75			75			$\mu\text{A}$
$I_{BHH}^\P$		$V_{CC} = 3\text{ V}$ , $V_I = 2\text{ V}$	-75			-75			$\mu\text{A}$
$I_{BHLO}^\#$		$V_{CC} = 3.6\text{ V}$ , $V_I = 0\text{ to }V_{CC}$	500			500			$\mu\text{A}$
$I_{BHHO}^\P$		$V_{CC} = 3.6\text{ V}$ , $V_I = 0\text{ to }V_{CC}$	-500			-500			$\mu\text{A}$
$I_{EX}^\star$		$V_{CC} = 3\text{ V}$ , $V_O = 5.5\text{ V}$			125			125	$\mu\text{A}$
$I_{OZ(PU/PD)}^\square$		$V_{CC} \leq 1.2\text{ V}$ , $V_O = 0.5\text{ V to }V_{CC}$ , $V_I = \text{GND or }V_{CC}$ , $\overline{OE} = \text{don't care}$			$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CC}$		$V_{CC} = 3.6\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$							mA
		Outputs high	0.07	0.1		0.07	0.1		
		Outputs low	3.6	5		3.6	5		
		Outputs disabled	0.07	0.1		0.07	0.1		
$\Delta I_{CC}^\diamond$		$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$			0.4			0.4	mA
$C_i$		$V_{CC} = 3.3\text{ V}$ , $V_I = 3.3\text{ V or }0$							pF
$C_{io}$		$V_{CC} = 3.3\text{ V}$ , $V_O = 3.3\text{ V or }0$							pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}\text{ max}$ .  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{IL}\text{ max}$ .

¶ The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}\text{ min}$ .  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}\text{ min}$ .

# An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

|| An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

☆ Current into an output in the high state when  $V_O > V_{CC}$

□ High-impedance state during power up or power down

◇ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW

# SN54ALVTH16543, SN74ALVTH16543 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES073C – JUNE 1996 – REVISED JANUARY 1999

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$   
(unless otherwise noted)

			SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low						ns
$t_{su}$	Setup time	A or B before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high				ns
			Data low				
	A or B before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high					
		Data low					
$t_h$	Hold time	A or B after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high				ns
			Data low				
	A or B after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high					
		Data low					

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$   
(unless otherwise noted)

			SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low						ns
$t_{su}$	Setup time	A or B before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high				ns
			Data low				
	A or B before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high					
		Data low					
$t_h$	Hold time	A or B after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high				ns
			Data low				
	A or B after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high					
		Data low					



**SN54ALVTH16543, SN74ALVTH16543**  
**2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES073C – JUNE 1996 – REVISED JANUARY 1999

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A					ns
$t_{PHL}$							
$t_{PLH}$	$\overline{LE}$	A or B					ns
$t_{PHL}$							
$t_{PZH}$	$\overline{OE}$	A or B					ns
$t_{PZL}$							
$t_{PHZ}$	$\overline{OE}$	A or B					ns
$t_{PLZ}$							
$t_{PZH}$	$\overline{CE}$	A or B					ns
$t_{PZL}$							
$t_{PHZ}$	$\overline{CE}$	A or B					ns
$t_{PLZ}$							

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16543		SN74ALVTH16543		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A					ns
$t_{PHL}$							
$t_{PLH}$	$\overline{LE}$	A or B					ns
$t_{PHL}$							
$t_{PZH}$	$\overline{OE}$	A or B					ns
$t_{PZL}$							
$t_{PHZ}$	$\overline{OE}$	A or B					ns
$t_{PLZ}$							
$t_{PZH}$	$\overline{CE}$	A or B					ns
$t_{PZL}$							
$t_{PHZ}$	$\overline{CE}$	A or B					ns
$t_{PLZ}$							

PRODUCT PREVIEW



# SN54ALVTH16543, SN74ALVTH16543


## 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS





SCES073C – JUNE 1996 – REVISED JANUARY 1999

#### PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$$



LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.