
SCES073C - JUNE 1996 - REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Widebus™ Design for
   2.5-V and 3.3-V Operation and Low Static
   Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- High-Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V<sub>CC</sub>)
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Flow-Through Architecture Facilitates
   Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

#### SN54ALVTH16543 . . . WD PACKAGE SN74ALVTH16543 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### description

The 'ALVTH16543 devices are 16-bit registered transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB}\) or \overline{LEBA}\), output-enable (\overline{OEAB}\) or \overline{OEBA}\), and chip-enable (\overline{CEAB}\) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable  $(\overline{CEAB})$  input must be low to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but uses the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCES073C - JUNE 1996 - REVISED JANUARY 1999

#### description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16543 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16543 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE<sup>†</sup> (each 8-bit section)


	INPUTS						
CEAB	LEAB	OEAB	Α	В			
Н	Х	Х	Х	Z			
Х	Χ	Н	Χ	Z			
L	Н	L	Χ	в <sub>0</sub> ‡			
L	L	L	L	L			
L	L	L	Н	Н			


<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.



<sup>‡</sup> Output level before the indicated steady-state input conditions were established

#### logic diagram (positive logic)





SCES073C - JUNE 1996 - REVISED JANUARY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to 7 V}$
Output current in the low state, IO: SN54ALVTH16543	96 mA
SN74ALVTH16543	128 mA
Output current in the high state, IO: SN54ALVTH16543	–48 mA
SN74ALVTH16543	–64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6543	SN74	SN74ALVTH16543		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7			1.7			V
V <sub>IL</sub>	Low-level input voltage				0.7			0.7	V
VI	Input voltage		0	VCC	5.5	0	VCC	5.5	V
ІОН	High-level output current				-6			-8	mA
lou	Low-level output current				6			8	mA
IOL	Low-level output current; current duty cycle ≤	50%; f ≥ 1 kHz			18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
Δt/ΔVCC	Power-up ramp rate		200			200			μs/V
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN54ALVTH16543, SN74ALVTH16543 2.5-V/3.3-V 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCES073C - JUNE 1996 - REVISED JANUARY 1999

## recommended operating conditions, $V_{\mbox{\footnotesize{CC}}}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6543	SN74/	ALVTH1	6543	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage 2 2				V				
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
VI	Input voltage		0	Vcc	5.5	0	Vcc	5.5	V
loн	High-level output current				-24			-32	mA
lou	Low-level output current				24			32	mA
lor	Low-level output current; current duty cycle ≤	50%; f≥1 kHz			48			64	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled				10			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES073C - JUNE 1996 - REVISED JANUARY 1999

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

DA	DAMETED	TEST CO	ONDITIONS	SN54	ALVTH1	6543	SN74	ALVTH1	6543	UNIT	
PA	RAWEIER	1251 CC	CHOITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNII	
٧ıK		V <sub>CC</sub> = 2.3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
	VOL  VRST  Control inputs  A or B ports  Inff IBHLS IBHHI IBHLO# IBHHO   IEX* IOZ(PU/PD) ICC Ci	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0.	.2			
Vон		V <sub>CC</sub> = 2.3 V	$I_{OH} = -6 \text{ mA}$	1.8						V	
		VCC = 2.3 V	I <sub>OH</sub> = -8 mA				1.8				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2		
			I <sub>OL</sub> = 6 mA			0.4					
V <sub>OL</sub>		V <sub>CC</sub> = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V	
ı		VCC = 2.3 V	I <sub>OL</sub> = 18 mA			0.5					
l			I <sub>OL</sub> = 24 mA						0.2  0.4  0.5  0.55  ±1  10  10  1  -5  ±100  1  125  ±100  1  125  1  100  100  110  110  110		
V <sub>RST</sub> ‡		V <sub>CC</sub> = 2.7 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$			0.55			0.55	V	
	Control inputs	V <sub>CC</sub> = 2.7 V,	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	μΑ	
II		V <sub>CC</sub> = 2.7 V	V <sub>I</sub> = 5.5 V			10			10		
	A or B ports		$V_I = V_{CC}$			1			1		
			V <sub>I</sub> = 0			-5			<b>-</b> 5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ	
I <sub>BHL</sub> §		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 0.7 V		115			115		μΑ	
$I_{BHH}\P$		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V		-10			-10		μΑ	
IBHLO <sup>#</sup>	#	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300			300			μΑ	
Івнно	I	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ	
lEX☆		$V_{CC} = 2.3 \text{ V},$	V <sub>O</sub> = 5.5 V			125			125	μΑ	
I <sub>OZ(PU</sub>	//PD)□	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{OE} \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , $\overline{OE}$ =	to V <sub>CC</sub> , don't care			±100			±100	μΑ	
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC		$I_{O} = 0$ ,	Outputs low		2.6	4.5		2.6	4.5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		$V_{CC} = 2.5 \text{ V},$	$V_{I} = 2.5 \text{ V or } 0$							pF	
Cio		$V_{CC} = 2.5 \text{ V},$	$V_0 = 2.5 \text{ V or } 0$							pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

<sup>★</sup>Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

<sup>□</sup> High-impedance state during power up or power down

SCES073C - JUNE 1996 - REVISED JANUARY 1999

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

D	ARAMETER	TEST	CONDITIONS	SN54	ALVTH1	6543	SN74ALVTH16543			UNIT
F/	AKAWETEK	lE31 (	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
٧ıK		$V_{CC} = 3 V$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0.	2		V <sub>CC</sub> -0.	.2		
Vон		VCC = 3 V	$I_{OH} = -24 \text{ mA}$	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				MIN TYP† MAX			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2			0.2	
			$I_{OL} = 16 \text{ mA}$						0.4	
Voi		V <sub>CC</sub> = 3 V	$I_{OL} = 24 \text{ mA}$			0.5				V
VOL			$I_{OL} = 32 \text{ mA}$						0.5	V
	VOL  VRST <sup>‡</sup> Control inputs  A or B ports  Ioff IBHL§ IBHLO <sup>#</sup> IBHLO <sup>#</sup> IBHHO		$I_{OL} = 48 \text{ mA}$			0.55				
			$I_{OL} = 64 \text{ mA}$						0.55	
V <sub>RST</sub>	‡	V <sub>CC</sub> = 3.6 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$			0.55			0.55	٧
	Control innuts	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1	μА
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
lį		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			10			10	
	A or B ports		VI = VCC			1			1	
			V <sub>I</sub> = 0			-5			<b>–</b> 5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ
IBHL§		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 0.8 V	75			75			μΑ
I <sub>BHH</sub> ¶		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 2 V	-75			-75			μΑ
IBHLO	) <sup>#</sup>	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	500			500			μΑ
Івнно		V <sub>CC</sub> = 3.6 V,	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ
lEX☆		$V_{CC} = 3 V$ ,	$V_0 = 5.5 V$			125			125	μΑ
I <sub>OZ(PI</sub>	U/PD)□	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
ICC		$I_{O} = 0$ ,	Outputs low		3.6	5		3.6	5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1	
∆ICC◊		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, Or}$ Other inputs at $V_{CC}$ or	ne input at V <sub>CC</sub> – 0.6 V, GND			0.4			0.4	mA
Ci		$V_{CC} = 3.3 \text{ V},$	V <sub>I</sub> = 3.3 V or 0							pF
C <sub>io</sub>		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0							pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

<sup>\*</sup>Current into an output in the high state when VO > VCC

<sup>□</sup> High-impedance state during power up or power down

<sup>♦</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCES073C - JUNE 1996 - REVISED JANUARY 1999

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

				SN54ALVT	H16543	SN74ALVT	H16543	UNIT
				MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LEAB or L	EBA low						ns
		A or B before LEAB↑ or LEBA↑	Data high					
			Data low					
t <sub>su</sub>	Setup time		Data hip	Data high				
		A or B before CEAB   or CEBA	Data low			+		
		A or B after LEAB↑ or LEBA↑	Data high					
١	th Hold time	A or B after LEAB   or LEBA	Data low					ns
<sup>۱</sup> h			Data high					
1		A or B after CEAB↑ or CEBA↑	Data low		•		·	

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

				SN54ALVT	H16543	SN74ALVT	H16543	
				MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LEAB or I	_EBA low						ns
t Satur time		A or B before LEAB↑ or LEBA↑	Data high					
	Outros Cara		Data low					_
t <sub>su</sub>	Setup time	A D. ( OFAD A OFD)	Data high				IN MAX	ns
		A or B before CEAB↑ or CEBA↑	Data low					
		A 5 " IEST IEST	Data high					
4.	11.112		Data low					ns
th Hold time	Hola time		Data high					
		A or B after CEAB↑ or CEBA↑	Data low					



# PRODUCT PREVIEW


## switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16543	SN74ALVTH16543	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	UNIT	
t <sub>PLH</sub>	A or B	B or A			ns	
<sup>t</sup> PHL	AOID	BOIA			115	
t <sub>PLH</sub>	<u>LE</u>	A or B			ns	
<sup>t</sup> PHL	LE	A 01 B			115	
<sup>t</sup> PZH	<u> </u>	A or B			ns	
t <sub>PZL</sub>	ŌĒ	AOIB			115	
<sup>t</sup> PHZ	ŌĒ	A or B			ns	
t <sub>PLZ</sub>	OE	AOID			113	
<sup>t</sup> PZH	CE	A or B			ns	
t <sub>PZL</sub>	CE	A OL R			115	
<sup>t</sup> PHZ	CE	A or B				
tPLZ	GE .	AUID			ns	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

DADAMETED	FROM		SN54ALVTH16543	SN74ALVTH16543	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	UNII	
<sup>t</sup> PLH	A or B	B or A			ns	
<sup>t</sup> PHL	AOIB	BUIA			113	
<sup>t</sup> PLH	<u>IE</u>	A or B			ns	
<sup>t</sup> PHL	LC	AOIB			113	
<sup>t</sup> PZH		A or B			ns	
<sup>t</sup> PZL	ŌĒ	AOIB			113	
<sup>t</sup> PHZ	<del>OE</del>	A or B			ns	
tPLZ	OE OE	AOIB			115	
<sup>t</sup> PZH	<u>CE</u>	A or B			ns	
<sup>t</sup> PZL		AOID			113	
<sup>t</sup> PHZ	CE	A or B				
<sup>t</sup> PLZ		AUIB			ns	

#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated