SCDS089A - MAY 1999 - REVISED MAY 2000

Member of the Texas Instruments <i>Widebus</i> ™ Family					DBB PACK (TOP VIE				
32-Bit Vers	sion of (QS3245		NC [ر ا			
5- Ω Switch	n Conne	ction Between	Two Ports	1A1 [7			
TTL-Comp	atible Ir	nput Levels		1A2	3	7			
		hitecture Optim	nizes PCB	1A3 [4	7			
Layout				1A4 [5	7			
	in Thin	Very Small-Out	line	1A5 [6	7			
Package		very official-out			7	7			
ruonago					8	7			
cription				1A8 [9	7			
-					10	7			
		245 provides			1''	7			
0 1		npatible bus swi ance of the sw	0	2A1	12	6			
	2A2		6						
connections to be made with minimal propagation delay.				2A3	1	6			
				2A4 [6			
	-	ed as four 8-bit b		2A5 [2A6 [16	6			
		nes, or one 32-bit		2A0 [2A7 [6			
		(OE) is low, the		2A7 L 2A8 [18 19	6			
		cted to port B. V		GND		6 6			
-		pen, and a high	-impedance		20	6			
state exists	between	the two ports.		3A1	22	5			
The SN74	CBT34X	245 is charac	terized for	3A2	1	5			
operation fro	om –40°	C to 85°C.		3A3 [5			
				3A4 [25	5			
		NCTION TABLE 8-bit bus switch)		3A5 🕇	26	5			
	<u>`</u>	o-bit bus switch)		3A6 🛛	27	5			
		FUNCTION		3A7	28	5			
	L	A port = B port		3A8 [29	5			
		1			1 20	5			

		B PAC TOP V		
NC 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1A8 GND		TOP V 1 2 3 4 5 6 7 8 9 10	80 79 78 77 76 75 74 73 72 71	V <u>CC</u> 10E 1B1 1B2 1B3 1B4 1B5 1B6 1B6 1B7 1B8
NC 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2A8	н.	11 12 13 14 15 16 17 18 19	70 69 68 67 66 65 64 63 62	V <u>CC</u> 20E 2B1 2B2 2B3 2B3 2B4 2B5 2B6 2B7
GND NC 3A1 3A2 3A3 3A4 3A5 3A6 3A7 3A8		20 21 22 23 24 25 26 27 28 29	61 60 59 58 57 56 55 54 53 52] 288] V <u>CC</u>] 30E] 381] 382] 383] 384] 385] 386] 387
GND NC 4A1 4A2 4A3 4A4 4A5 4A6 4A7 4A8 GND		30 31 32 33 34 35 36 37 38 39 40	51 50 49 48 47 46 45 44 43 42 41	3B8 V <u>CC</u> 4DE 4B1 4B2 4B3 4B4 4B5 4B6 4B6 4B7 4B8

NC - No internal connection



description

н

Disconnect

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCDS089A - MAY 1999 - REVISED MAY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	–0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2)	64°C/W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
Τ _Α	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS089A - MAY 1999 - REVISED MAY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA				-1.2	V
Ц		V _{CC} = 5.5 V,	$V_{I} = 5.5 \text{ V or GND}$				±5	μA
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			50	μΑ
ΔI_{CC}^{\ddagger}	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			3.5	mA
Ci	Control inputs	VI = 3 V or 0						pF
C _{io(OFI}	=)	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$					pF
ron§		$V_{CC} = 4 V$, TYP at $V_{CC} = 4 V$	V _I = 2.4 V,	lj = 15 mA				
			N/ 0	II = 64 mA				Ω
		$V_{CC} = 4.5 V$ $V_{I} = 0$	II = 30 mA					
			V _I = 2.4 V,	lı = 15 mA				

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		
			MIN	MAX	MIN	MAX		
t _{pd} ¶		A or B	B or A					ns
t _{en}		OE	A or B					ns
^t dis		OE	A or B					ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS089A - MAY 1999 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. t_{PI} and t_{PH7} are the same as t_{dis} .

F. tpzL and tpzH are the same as t_{en} .

G. tpLH and tpHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated