#### SN74CBTLV16800 LOW-VOLTAGE 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS

SCDS045G - DECEMBER 1997 - REVISED MAY 2000

5- $\Omega$  Switch Connection Between Two Ports DGG, DGV, OR DL PACKAGE (TOP VIEW) **Isolation Under Power-Off Conditions** 48 10E **B-Port Outputs Are Precharged by Bias** BIASV [ **Voltage to Minimize Signal Distortion** 47 20E 1A1 **∏ During Live Insertion** 46 1B1 1A2 **[**] 3 1A3 **∏** 4 45 🛮 1B2 **ESD Protection Exceeds 2000 V Per** 1A4 🛮 5 44 1 1B3 MIL-STD-883, Method 3015; Exceeds 200 V 1A5 **∏** 6 43 1B4 Using Machine Model (C = 200 pF, R = 0) 42 1B5 1A6 🛮 7 Latch-Up Performance Exceeds 100 mA Per GND ∏8 41 | GND JESD 78, Class II 40 1B6 1A7 **∏** 9 **Package Options Include Plastic Thin** 39 1B7 1A8 🛮 10 Shrink Small-Outline (DGG), Thin Very 1A9 **1** 11 38 1 1B8 Small-Outline (DGV), and Shrink 1A10 **∏** 37 [] 1B9 12 Small-Outline (DL) Packages 2A1 13 36 1B10 NOTE: For tape and reel order entry: 2A2 🛮 14 35 **∏** 2B1 The DGGR package is abbreviated to GR, and  $V_{CC}$ 15 34 2B2 the DGVR package is abbreviated to VR. 2A3 16 33 2B3 GND 17 32 GND description 2A4 | 18 31 2B4 The SN74CBTLV16800 provides 20 bits of 2A5 🛮 19 30 **∏** 2B5 high-speed bus switching. The low on-state 2A6 🛮 20 29 2B6 resistance of the switch allows connections to be 28 2B7 2A7 🛚 21 made with minimal propagation delay. The device 2A8 🛮 22 27 2B8

The device is organized as dual 10-bit bus switches with separate output-enable  $(\overline{OE})$  inputs. It can be used as two 10-bit bus switches or one 20-bit bus switch. When  $\overline{OE}$  is low, the associated 10-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, the high-impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a 10-k $\Omega$  resistor.

2A9 23

24

2A10 🛮

26 2B9

25 2B10

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16800 is characterized for operation from -40°C to 85°C.

also precharges the B port to a user-selectable

bias voltage (BIASV) to minimize live-insertion

### FUNCTION TABLE (each 10-bit bus switch)

INPUT OE	FUNCTION		
L	A port = B port		
Н	A port = Z B port = BIASV		




noise.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic diagram (positive logic)



### simplified schematic, each FET switch





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		$-0.5$ V to $4.6$ V
Bias voltage range, BIASV		$-0.5\ V$ to 4.6 $V$
Input voltage range, V <sub>I</sub> (see Note 1)		$-0.5\ V$ to 4.6 $V$
Continuous channel current		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	): DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
V <sub>CC</sub> Supply voltage			2.3	3.6	V	
BIASV Bias voltage				VCC	V	
VIH	High level central input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	7 V		
	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
\/	Low lovel control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
VIL	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		MIN	TYP‡	MAX	UNIT				
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA				-1.2	V	
II		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND					±1	μΑ
l <sub>off</sub>	A port	$V_{CC} = 0$ ,	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 \	/				10	μΑ
lo		V <sub>CC</sub> = 3 V,	BIASV = 2.4 V,	V <sub>O</sub> = 0,	OE = V <sub>CC</sub>		0.25		mA
Icc		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	V <sub>I</sub> = V <sub>CC</sub> or GNE	)			10	μΑ
∆lcc§	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V	CC or GND			300	μΑ
Ci	Control inputs	V <sub>I</sub> = 3 V or 0					4.5		pF
C <sub>io(OFF)</sub>		$V_{O} = 3 \text{ V or } 0,$	Switch off,	BIASV = Open			6.5		pF
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA			5	9	
				I <sub>I</sub> = 24 mA			5	9	
r <sub>on</sub> ¶			V <sub>I</sub> = 1.7 V,	I <sub>I</sub> = 15 mA			25	35	Ω
		VCC = 3 V	V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA			5	7	22
				I <sub>I</sub> = 24 mA			5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA			8	15	

<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

<sup>¶</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.


<sup>§</sup> This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	TEST CONDITIONS	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	
t <sub>pd</sub> †		A or B	B or A		0.35		0.25	ns
<sup>t</sup> PZH	BIASV = GND	ŌĒ	A or B	2.9	7.7	2.2	5.5	20
tPZL	BIASV = 3 V		OE A OI B	2.8	6.4	2.1	5.3	ns
<sup>t</sup> PHZ	BIASV = GND	ŌĒ	A or B	1.4	6.8	2.6	7.6	
t <sub>PLZ</sub>	BIASV = 3 V		AUIB	1.3	4.2	1.5	5.1	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\mbox{\scriptsize 0}}$  = 50  $\Omega,\,t_{\mbox{\scriptsize f}}\leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_\Gamma \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated