SCDS037E - DECEMBER 1997 - REVISED MAY 2000

- Standard '125-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

description

The SN74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3125 is characterized for operation from -40° C to 85° C.

D, DGV, OR PW PACKAGE (TOP VIEW)						
1 <mark>0E</mark> [1A[1	υ	14 13	V _{CC} 40E		
1B 20E			12 11	4A 4B		
2A 🛛	5		10	3OE		
28 [GND [6 7		9 8] 3A] 3B		

DBQ PACKAGE (TOP VIEW)					
NC 10E 1A 20E 2A 2B GND	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V <u>CC</u> 40E 4A 30E 3A 3B NC		

NC - No internal connection

FUNCTION TABLE (each bus switch)

(04011 #40 011101)					
INPUT OE	FUNCTION				
L	A port = B port				
Н	Disconnect				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


SCDS037E - DECEMBER 1997 - REVISED MAY 2000

logic diagram (positive logic)



Pin numbers shown are for the D, DGV, and PW packages.

simplified schematic, each FET switch





SCDS037E - DECEMBER 1997 - REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1)	· · · · · · · · · · · · · · · · · · ·	–0.5 V to 4.6 V
): D package	
	DBQ package	
	DGV package	127°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage			3.6	V
	High-level control input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level control input voltage	V_{CC} = 2.7 V to 3.6 V	2		v
. V.i.	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7	V
VIL	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	v
Т _А	T _A Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = 3 V,	lj = -18 mA				-1.2	V
Ц		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$				±1	μΑ
loff		$V_{CC} = 0,$	V_{I} or $V_{O}= 0$ to 4.5 V	V			10	μΑ
ICC		V _{CC} = 3.6 V,	I _O = 0,	$V_{I} = V_{CC}$ or GND			10	μΑ
∆I _{CC} §	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				2.5		pF
C _{io(OFI}	F)	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$			7		pF
		V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V	V ₁ = 0	lj = 64 mA		5	8	
				lj = 24 mA		5	8	
. ¶			V _I = 1.7 V,	lj = 15 mA		27	40	Ω
ron¶				lj = 64 mA		5	7	52
		$V_{CC} = 3 V$	$V_{I} = 0$	lı = 24 mA		5	7	
			V _I = 2.4 V,	lj = 15 mA		10	15	

[‡] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), $T_A = 25^{\circ}C$.

§ This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SCDS037E - DECEMBER 1997 - REVISED MAY 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd} †	A or B	B or A		0.35		0.25	ns
ten	OE	A or B	2	4.6	2	4.4	ns
^t dis	OE	A or B	1.1	3.9	1	4.2	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



NOTES: A. C_L includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpI H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCDS037E - DECEMBER 1997 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated