SN74BCT979 9-BIT REGISTERED BTL TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS115A – OCTOBER 1990 – REVISED NOVEMBER 1993

| BiCMOS Design Significantly Reduces I_{CCZ} ESD Protection Exceeds 2000 V Per | | CKAGE VIEW) |
|--|-------------------------------------|----------------------|
| MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) | V _{CC} 1 Al1 2 | 48 OEBA 47 LEAB |
| • Support IEEE BTL Standard 1194.1-1991 | AO1 [] 3 AI2 [] 4 | 46 B1 45 GND |
| Open-Collector B Port Drives Load Impedances as Low as 10 Ω | AO2 5 GND 6 | 44 GND 43 B2 |
| BTL Logic Level 1-V Bus Swing Reduces Power Consumption | AI3 [] 7 AO3 [] 8 | 42] ERRA 41] B3 |
| Latchable Transceiver With Output Sink of 24 mA at the A Bus and 100 mA at the B Bus | AI4 [] 9 AO4 [] 10 AI5 [] 11 | E |
| Option to Generate and Check Parity or Feed-Through Data/Parity in Directions A to B or B to A | GND [] 12 AO5 [] 13 AI6 [] 14 | 36] B5 35] SEL |
| Independent Latch Enables for A-to-B and B-to-A Directions | AO6 [] 15 AI7 [] 16 AO7 [] 17 | 33 🛛 GND |
| Select Pin for ODD/EVEN Parity | GND 117 | 32 U GND 31 U B7 |
| ERRA and ERRB Output Pins for Parity Checking | AI8 [19 AO8 [20 | 30 ERRB |
| Ability to Simultaneously Generate and Check Parity | APARI 21 APARO 22 | 27 GND |
| Packaged in 300-mil Plastic Shrink Small-Outline (DL) Package | V _{CC} 23 LEBA [24 | 26 BPAR 25 OEAB |

description

The SN74BCT979 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver, or it can generate/check parity from the 8-bit data bus in either direction. It has a guaranteed current-sinking capability of 24 mA at the A bus and 100 mA at the open-collector B bus.

The SN74BCT979 features independent latch-enable (LEAB, LEBA) inputs for the A-to-B direction and the B-to-A direction, an ODD/EVEN input to select odd or even parity, and separate error-signal (ERRA, ERRB) outputs for checking parity.

When communication between buses occurs, parity is generated and passed on to either bus as APARO or BPAR. Error detection of the parity generated from AI1–AI8 and B1–B8 can be checked by ERRA and ERRB, providing LEAB and LEBA are high and the mode select (SEL) is low. If SEL is high, the communication between buses is in a feed-through mode where parity is still generated and checked as ERRA and ERRB.

The SN74BCT979 features open-collector driver outputs (B port) with a series Schottky diode to reduce capacitive loading to the bus. By using a 2-V pullup on the bus, the output signal swing will be approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs are capable of driving an equivalent dc load of as low as 10 Ω .

The transceiver has a precision threshold set by an internal bandgap reference to give accurate input thresholds over V_{CC} and temperature variations.

This transceiver is compatible with backplane transceiver logic (BTL) technology at significantly reduced power dissipation per channel.

The SN74BCT979 is characterized for operation from 0°C to 70°C.



SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

| | | | | | FUNCTION TABLE |
|------|------|-------|------|------|--|
| | II | NPUTS | | | OPERATION OR FUNCTION [†] |
| OEAB | OEBA | SEL | LEAB | LEBA | OPERATION OR FUNCTION |
| Н | Н | Х | Х | Х | Isolation. AO1-AO8/APARO are in the high-impedance state and B1-B8/APAR are high. |
| н | L | L | Х | Н | Parity is generated from B1–B8 data and output on APARO and is checked against BPAR and output on ERRB. |
| н | L | L | Х | L | Parity is generated from latched B1–B8 data and output on APARO and is checked against BPAR and output on ERRB. |
| н | L | Н | Х | Н | BPAR is output on APARO. Parity is generated from B1–B8 data, checked against BPAR, and output on ERRB. |
| н | L | Н | Х | L | BPAR is output on APARO. Parity is generated from latched B1–B8 data, checked against BPAR, and output on ERRB. |
| L | Н | L | Н | Х | Parity is generated from AI1–AI8 data and output on BPAR and is checked against APARI and output on ERRA. |
| L | Н | L | L | Х | Parity is generated from latched AI1 – AI8 data and output on BPAR and is checked against APARI and output on ERRA. |
| L | Н | Н | Н | Х | APARI is output on BPAR. Parity is generated from AI1–AI8 data, checked against APARI, and output on ERRA. |
| L | Н | Н | L | Х | APARI is output on BPAR. Parity is generated from latched AI1 – AI8 data, checked against APARI, and output on ERRA. |
| L | L | Х | Х | Х | AO1-AO8/APARO and B1-B8/BPAR are active (high or low logic levels). |

[†] Parity is generated from AI1 – AI8 and from B1 – B8 based on the level present at ODD/EVEN. Parity is checked (AI1 – AI8 against APARI and B1-B8 against BPAR) based on the level present at ODD/EVEN (see parity function table).

PARITY FUNCTION TABLE[‡]

| | | INPUT | S | | OUT | PUTS |
|------|-----|----------|-------------------------------------|-------|------|------|
| OEAB | SEL | ODD/EVEN | Σ OF INPUTS AI1 – AI8 = H | APARI | BPAR | ERRA |
| L | L | L | 0, 2, 4, 6, 8 | L | L | Н |
| L | L | L | 1, 3, 5, 7 | L | н | L |
| L | L | L | 0, 2, 4, 6, 8 | Н | L | L |
| L | L | L | 1, 3, 5, 7 | Н | н | н |
| L | L | Н | 0, 2, 4, 6, 8 | L | н | L |
| L | L | Н | 1, 3, 5, 7 | L | L | н |
| L | L | Н | 0, 2, 4, 6, 8 | Н | н | н |
| L | L | Н | 1, 3, 5, 7 | Н | L | L |
| L | Н | L | 0, 2, 4, 6, 8 | L | L | н |
| L | Н | L | 1, 3, 5, 7 | L | L | L |
| L | Н | L | 0, 2, 4, 6, 8 | Н | н | L |
| L | Н | L | 1, 3, 5, 7 | Н | н | н |
| L | Н | Н | 0, 2, 4, 6, 8 | L | L | L |
| L | Н | Н | 1, 3, 5, 7 | L | L | н |
| L | Н | Н | 0, 2, 4, 6, 8 | Н | н | н |
| L | Н | Н | 1, 3, 5, 7 | Н | н | L |
| н | Х | Х | Х | Х | н | х |

[‡]Parity functions for the A bus are shown. Parity functions for the B bus are similar, but use B1-B8 and BPAR as inputs and APARO and ERRB as outputs.



SN74BCT979 9-BIT REGISTERED BTL TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS115A – OCTOBER 1990 – REVISED NOVEMBER 1993

LATCH FUNCTION TABLES

| | NPUTS [†] | | OUTPUT |
|------|--------------------|----|----------------|
| OEAB | LEAB | AI | В |
| L | Н | L | L |
| L | Н | Н | н |
| L | L | Х | Q ₀ |
| н | Х | Х | н |


| I | NPUTS [†] | | OUTPUT |
|------|--------------------|---|----------------|
| OEBA | LEBA | в | AO |
| L | Н | L | L |
| L | Н | Н | Н |
| L | L | Х | Q ₀ |
| н | Х | Х | Z |

[†] If LEAB = H, current Al1–Al8 and APARI data is used. If LEAB = L, latched Al1–Al8 and APARI data is used.



SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

logic diagram (positive logic)





SN74BCT979 9-BIT REGISTERED BTL TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|---------------------------|
| Input voltage range, VI (see Note 1): B1–B8, BPAR | |
| Other inputs | 0.5 V to 7 V |
| Voltage range applied to any output in the disabled or power-off state, VO | 0.5 V to 7 V |
| Voltage range applied to any output in the high state, V _O | -0.5 V to V _{CC} |
| Input clamp current, I _{IK} (V _I < 0) (A port) | |
| Current into any output in the low state, I _O : A port | |
| B port | |
| Operating free-air temperature range | 0°C to 70°C |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) | 0.85 W |
| Storage temperature range | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions (see Note 2)

| | | | MIN | NOM | MAX | UNIT |
|---------------------|------------------------------------|----------------------------|-----|-----|------|------|
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | V |
| V | H High-level input voltage | B1–B8, BPAR | 1.6 | | | V |
| VIH | nigh-level liiput voltage | Other inputs | 2 | | | v |
| V | | B1–B8, BPAR | | | 1.47 | V |
| VIL | Low-level input voltage | Other inputs | | | 0.8 | v |
| VOH | High-level output voltage | B1–B8, BPAR | | | 2.1 | mA |
| IIK | Input clamp current | | | | -18 | mA |
| IOH | High-level output current | AO1-AO8, APARO, ERRA, ERRB | | | -3 | mA |
| la. | Input clamp current | AO1–AO8, APARO, ERRA, ERRB | | | 24 | mA |
| IOL | Low-level output current | B1–B8, BPAR | | | 100 | ШA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | | 10 | ns/V |
| Тд | Operating free-air temperature | | 0 | | 70 | °C |

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.



SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|----------------|---------------------------------------|--------------------------|--|------|------|------|------|
| VIK | LE, OE, SEL, ODD/EVEN, AI1-AI8, APARI | V _{CC} = 4.5 V, | lj = -18 mA | | | -1.2 | V |
| ЮН | B1–B8, BPAR | V _{CC} = 5.5 V, | V _{OH} = 2.1 mA | | | 100 | μΑ |
| \/ | | | I _{OH} = -1 mA | 2.5 | 3.4 | | V |
| VOH | AO1–AO8, APARO, ERRA, ERRB | $V_{CC} = 4.5 V$ | $I_{OH} = -3 \text{ mA}$ | 2.4 | 3.3 | | V |
| | | | I _{OL} = 24 mA | | 0.35 | 0.5 | |
| VOL | AO1–AO8, APARO, ERRA, ERRB | $V_{CC} = 4.5 V$ | I _{OL} = 80 mA | 0.75 | | 1.1 | V |
| | | | I _{OL} = 100 mA | 0.75 | | 1.15 | |
| Ιį | LE, OE, SEL, ODD/EVEN, AI1-AI8, APARI | V _{CC} = 5.5 V, | V _I = 5.5 V | | | 100 | μΑ |
| 1 | LE, OE, SEL, ODD/EVEN, AI1-AI8, APARI | | V _I = 2.7 V | | | 20 | ۸ |
| ΙΗ | B1–B8, BPAR‡ | V _{CC} = 5.5 V | V _I = 2.1 V | | | 100 | μA |
| 1 | LE, OE, SEL, ODD/EVEN, AI1-AI8, APARI | | V _I = 0.5 V | | | -20 | A |
| ۱IL | B1–B8, BPAR‡ | VCC = 5.5 V | $V_{CC} = 5.5 V \qquad \qquad V_{I} = 0.3 V$ | | | -100 | μA |
| IOZH | AO1-AO8, APARO | V _{CC} = 5.5 V, | V _O = 2.7 V | | | 50 | μΑ |
| IOZL | AO1-AO8, APARO | V _{CC} = 5.5 V, | V _O = 0.5 V | | | -50 | μΑ |
| los§ | AO1-AO8, APARO | V _{CC} = 5.5 V, | $V_{O} = 0$ | -60 | | -200 | mA |
| | Outputs high | | | | 17 | 36 | |
| ICC | Outputs low | V _{CC} = 5.5 V, | Outputs open | | 69 | 85 | mA |
| | Outputs disabled | 1 | | | 21 | 42 | |
| 0 | LE, OE, SEL, ODD/EVEN | | | | 8 | | |
| Ci | AI1-AI8, APARI | V _{CC} = 5 V, | CC = 5 V, VI = 2.5 V or 0.5 V | | 8 | | pF |
| Cio | B1–B8, BPAR | V _{CC} = 5 V, | V _O = 2.5 V or 0.5 V | | 5 | | pF |
| Co | AO1-AO8, APARO | V _{CC} = 5 V, | V _O = 2.5 V or 0.5 V | | 6.5 | | pF |
| Τ _Τ | Output transition time | B port¶ | | | 1 | | ns |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

\$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second. ¶ Measured from 1.3 V to 1.8 V (see Figure 1).

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | | | | V _{CC} = T _A = 2 | = 5 V, 25°C MAX | MIN | МАХ | UNIT |
|---|-------------------------------|--------------------------------------|-----------|---|-----------------------|-----|-----|------|
| <u> </u> | | | LEAB high | 5 | IVIAA | 5 | | |
| tw | t _w Pulse duration | | LEBA high | 4 | | 4 | | ns |
| | AI1−AI8, APARI before LEAB↓ | Data high | 4 | | 4 | | | |
| | | Data low | 3 | | 3 | | | |
| t _{su} | Setup time | | Data high | 8.5 | | 8.5 | | ns |
| | | B1–B8, BPAR before LEBA \downarrow | Data low | 7 | | 7 | | |
| | | | Data high | 1 | | 1 | | |
| the late of the second s | AI1−AI8, APARI after LEAB↓ | Data low | 2.5 | | 2.5 | | | |
| l 'h | t _h Hold time | | Data high | 0.5 | | 0.5 | | ns |
| | | B1−B8, BPAR after LEBA↓ | Data low | 0.5 | | 0.5 | | |



SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3)

| PARAMETER | TER (NIDUT) TO | | V (| MIN | МАХ | UNIT | | |
|------------------|----------------|----------|-----|------|------|------|------|-----|
| | (INPUT) | (OUTPUT) | MIN | TYP | MAX | | | |
| ^t PLH | A 1 | В | 1.3 | 6.8 | 8.6 | 1.3 | 10.4 | |
| ^t PHL | AI | В | 2.1 | 7.8 | 9.8 | 2.1 | 11.8 | ns |
| ^t PLH | AI | BPAR | 3.7 | 11.6 | 13.9 | 3.7 | 17.6 | |
| ^t PHL | AI | DFAR | 5.4 | 13.9 | 15.7 | 5.4 | 19.2 | ns |
| ^t PLH | В | AO | 2.8 | 9 | 11.1 | 2.8 | 14.3 | |
| ^t PHL | D | AO | 2.4 | 8.1 | 10 | 2.4 | 12.3 | ns |
| ^t PLH | В | APARO | 4.5 | 14.1 | 16.1 | 4.5 | 20.9 | |
| ^t PHL | В | APARO | 4.2 | 13.3 | 15.9 | 4.2 | 20.5 | ns |
| ^t PLH | APARI | BPAR | 1.6 | 6 | 7.7 | 1.6 | 9.3 | ns |
| ^t PHL | AFARI | DFAR | 3.4 | 9.5 | 11.2 | 3.4 | 13.6 | 115 |
| ^t PLH | BPAR | APARO | 2.7 | 7.9 | 9.9 | 2.7 | 12.8 | ns |
| ^t PHL | DFAR | AFARO | 3 | 8.1 | 10 | 3 | 12.5 | 115 |
| ^t PLH | AI | | 3 | 10.9 | 13 | 3 | 16.1 | |
| ^t PLH | APARI | ERRA | 2.8 | 8.2 | 10.2 | 2.8 | 12.6 | ns |
| ^t PHL | AI | ERRA | 4.2 | 11.8 | 14 | 4.2 | 16.7 | ns |
| ^t PHL | APARI | | 4 | 8.9 | 10.9 | 4 | 12.8 | 115 |
| ^t PLH | В | ERRB | 4.3 | 13.4 | 15.9 | 4.3 | 20.6 | 200 |
| ^t PLH | BPAR | ERRB | 4.2 | 10.8 | 13.1 | 4.2 | 16.6 | ns |
| ^t PHL | В | | 5.5 | 14.5 | 17 | 5.5 | 21.5 | |
| ^t PHL | BPAR | ERRB | 5.5 | 11.3 | 13.5 | 5.5 | 16.5 | ns |
| ^t PLH | | | 3.4 | 9.1 | 10.9 | 3.4 | 13.7 | |
| ^t PHL | ODD/EVEN | ERRA | 4.4 | 10.3 | 12.2 | 4.4 | 14.5 | ns |
| ^t PLH | | | 3.4 | 8.7 | 10.7 | 3.4 | 13.3 | ns |
| ^t PHL | ODD/EVEN | ERRB | 4.6 | 10 | 11.9 | 4.6 | 14.2 | 115 |
| ^t PLH | | APARO | 3.4 | 8.7 | 10.6 | 3.4 | 13.5 | |
| ^t PHL | ODD/EVEN | AFARO | 3.1 | 9 | 10.9 | 3.1 | 13.4 | ns |
| ^t PLH | | BPAR | 4 | 10.3 | 12.1 | 4 | 15.8 | |
| ^t PHL | ODD/EVEN | DPAR | 4.9 | 12.3 | 14.1 | 4.9 | 17.3 | ns |
| ^t PLH | SEL | APARO | 0.7 | 5.3 | 6.9 | 0.7 | 8.4 | |
| ^t PHL | SEL | | 1.1 | 5 | 6.5 | 1.1 | 7.8 | ns |
| ^t PLH | SEL | BPAR | 1.1 | 6.4 | 8.1 | 1.1 | 10.1 | |
| ^t PHL | SEL | DPAR | 2.8 | 8.3 | 9.9 | 2.8 | 12.6 | ns |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN74BCT979 9-BIT REGISTERED BTL TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS115A - OCTOBER 1990 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3) (continued)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V (T | CC = 5 V A = 25°C | /, ; | MIN | МАХ | |
|------------------|-----------------|-----------------------|----------|----------------------|---------|-----|------|-----|
| | | (001F01) | MIN | TYP | MAX | | | |
| ^t PLH | LEAB | В | 1.6 | 7.6 | 9.5 | 1.6 | 11.6 | ns |
| ^t PHL | LEAD | D | 2.7 | 8.1 | 10 | 2.7 | 11.7 | 115 |
| ^t PLH | LEAB | BPAR | 2.3 | 7.3 | 9.2 | 2.3 | 10.8 | ns |
| ^t PHL | LLAD | (parity feed through) | 4.6 | 9.3 | 11 | 4.6 | 13.3 | 115 |
| ^t PLH | LEAB | BPAR | 4.7 | 10.7 | 13 | 4.7 | 16.2 | ns |
| ^t PHL | LEAD | (parity generated) | 6.2 | 11.5 | 13.4 | 6.2 | 16 | 115 |
| ^t PLH | | ERRA | 3.3 | 8.6 | 10.7 | 3.3 | 12.8 | |
| ^t PHL | LEAB | ERRA | 4.7 | 9.8 | 12 | 4.7 | 13.7 | ns |
| ^t PLH | | AO | 1.3 | 6.5 | 8.5 | 1.3 | 10 | |
| ^t PHL | LEBA | AO | 1.4 | 5.9 | 7.6 | 1.4 | 8.5 | ns |
| ^t PLH | LEBA | APARO | 1.7 | 5.9 | 7.7 | 1.7 | 9.1 | |
| ^t PHL | | (parity feed through) | 1.9 | 6 | 7.8 | 1.9 | 9 | ns |
| ^t PLH | LEBA | APARO | 3.5 | 9.3 | 11.5 | 3.5 | 14.1 | |
| ^t PHL | | (parity generated) | 3.1 | 8.2 | 10.3 | 3.1 | 12.2 | ns |
| ^t PLH | LEBA | | 3.4 | 8.7 | 10.8 | 3.4 | 12.7 | |
| ^t PHL | LEDA | ERRB | 4.6 | 9 | 11 | 4.6 | 12.5 | ns |
| ^t PLH | 0545 | В | 1.5 | 5.5 | 7 | 1.5 | 7.9 | |
| ^t PHL | OEAB | D | 4.9 | 10.4 | 12.1 | 4.9 | 14.1 | ns |
| ^t PLH | 0545 | DDAD | 1.4 | 5.4 | 6.9 | 1.4 | 7.8 | |
| ^t PHL | OEAB | BPAR | 4.8 | 10.6 | 12.5 | 4.8 | 14.9 | ns |
| ^t PZH | 0504 | 40 | 1.4 | 6 | 7.8 | 1.4 | 9.2 | |
| ^t PZL | OEBA | AO | 6 | 10.7 | 12.5 | 6 | 14.6 | ns |
| ^t PHZ | 0504 | AO | 2.4 | 6.7 | 8.6 | 2.4 | 9.5 | - |
| ^t PLZ | OEBA | AU | 1.2 | 4.7 | 6.3 | 1.2 | 7.1 | ns |
| ^t PZH | | APARO | 1.7 | 6.1 | 7.8 | 1.7 | 9.3 | - |
| ^t PZL | OEBA | APARO | 1.4 | 5.1 | 6.7 | 1.4 | 7.8 | ns |
| ^t PHZ | OEBA | | 2.7 | 6.8 | 8.6 | 2.7 | 9.5 | |
| ^t PLZ | UEDA | APARO | 1.2 | 4.7 | 6.2 | 1.2 | 7.1 | ns |

NOTE 3: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated