SCAS417B - OCTOBER 1993 - REVISED JULY 1995


- EPIC ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Member of the Texas Instruments Widebus™ Family
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16269 is a 12-bit to 24-bit registered bus transceiver, which is intended for applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors. The SN74ALVC16269 is designed specifically for low-voltage (3.3-V) V_{CC} operation; it is tested at 2.5-V, 2.7-V, and 3.3-V V_{CC}.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data

DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16269 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16269 is characterized for operation from −40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



Function Tables

OUTPUT ENABLE

	INPUTS		PUTS	
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

A-TO-B STORAGE $(\overline{OEB} = L)$

	INPUTS			OUT	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
Н	Н	Х	Х	1B ₀ †	2B ₀ †
L	Χ	\uparrow	L	L	Х
L	Χ	\uparrow	Н	Н	X
Х	L	\uparrow	L	Χ	L
X	L	\uparrow	Н	X	Н

[†]Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE (OEA = L)

B-10-A GIORAGE (GEA = E)								
	INPU	OUTPUT						
CLK	SEL	1B	2B	A				
X	Н	Х	X	A ₀ †				
X	L	X	X	A ₀ † A ₀ †				
\uparrow	Н	L	X	L				
\uparrow	Н	Н	X	Н				
1	L	X	L	L				
1	L	X	Н	Н				

[†] Output level before the indicated steady-state input conditions were established



logic diagram (positive logic)



SN74ALVC16269 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS417B - OCTOBER 1993 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5~V to $4.6~V$
Input voltage range, V₁: Except I/O ports (see Note 1)	V to V_{CC} + 0.5 V
I/O ports (see Notes 1 and 2)	$/ \text{ to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	$/ \text{ to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)	−50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{stq}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
V	High level input veltege	V _{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
V_{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
loH	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V	T	-24	
		V _{CC} = 2.3 V	Т	12	
lOL	Low-level output current	V _{CC} = 2.7 V	Т	12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST (PONDITIONS	+	T _A = -	-40°C to	85°C	UNIT	
PARAMETER	1531 (CONDITIONS	VCC1	MIN to MAX	MAX	UNII		
	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0).2			
	$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2				
Vou		V _{IH} = 1.7 V	2.3 V	1.7			V	
VOH	$I_{OH} = -12 \text{ mA}$	V _{IH} = 2 V	2.7 V	2.2			V	
$VOH \begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	V _{IH} = 2 V	3 V	2.4					
	$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2				
	$I_{OL} = 100 \mu A$		MIN to MAX			0.2		
	$I_{OL} = 6 \text{ mA},$	-	2.3 V			0.4		
VOL	lou = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	V	
	IOL = 12 IIIA	V _{IL} = 0.8 V	2.7 V			0.4		
	$I_{OL} = 24 \text{ mA},$	V _{IL} = 0.8 V	3 V			0.55		
lį	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
	V _I = 0.7 V		231/	45				
$V_{OH} = \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
		μΑ						
	$V_{OH} = \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
	$V_1 = 0 \text{ to } 3.6 \text{ V}$		3.6 V			±500		
l _{OZ} §	$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC			3 V to 3.6 V			750	μΑ	
Ci	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF	
C _{io}	$V_O = V_{CC}$ or GND		3.3 V		9		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions. ‡ All typical values are at $V_{CC} = 3.3 \text{ V}$. § For I/O ports, the parameter I_{OZ} includes the input-leakage current.



SN74ALVC16269 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS417B - OCTOBER 1993 - REVISED JULY 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} =		V _{CC} =	2.7 V	V _{CC} =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
fclock	clock Clock frequency				135		135		135	MHz
t _W	Pulse dur	ation, CLK high or low		3.3		3.3		3.3		ns
		A data before CLK↑	High or low	2		2		1.7		
		B data before CLK↑	High or low	2.2		2.1		1.8		
t _{su}	Setup time	SEL before CLK↑	High or low	1.6		1.6		1.3		ns
Su	unic	CLKENA1 or CLKENA2 before CLK↑	High or low	1		1.2		0.9		
		OE before CLK↑	High or low	1.5		1.6		1.3		
		A data after CLK↑	High or low	0.7		0.6		0.6		
	11-1-1	B data after CLK↑	High or low	0.7		0.6		0.6		
th	Hold time	SEL after CLK↑	High or low	1.1		0.7	_	0.7		ns
		CLKENA1 or CLKENA2 after CLK↑	High or low	1		0.8		1.1		
		OE after CLK↑	High or low	0.8		0.8		0.8		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			135		135		135		ns
	CLK	В	1	8.8		7.3	1	6.2	ns
^t pd	CLN	А	1	7		5.8	1	5	
4	CLK	В	1	8.4		6.7	1	6.1	no
^t en	CLK	A	1	8.1		6.2	1	5.9	ns
A	CLK	В	1.4	8.3		6.9	1	6.1	no
^t dis	CLK	A	1.5	7.7		6.8	1	5.6	ns

operating characteristics, T_A = 25°C

	PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
C .	Power dissipation capacitance	Outputs enabled	$C_1 = 50 \text{ pF}, f = 10 \text{ MHz}$	55	59	pF	
C _{pd}	rower dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pr}, \Gamma = 10 \text{ MHz}$	46	49	ρΓ	



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCAS417B - OCTOBER 1993 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated