SN74LVC544A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS346E - MARCH 1994 - REVISED JUNE 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

24 🛮 V_{CC} LEBA OEBA [2 23 CEBA A1 🛮 3 22 **|** B1 A2 🛮 4 B2 21 A3 ∏ 5 20 | B3 А4 П 6 19 П в4 18 | B5 A5 ∏ 7 A6 🛮 8 Пв6 17 A7 [] 9 16 ∏ B7 15 B8 A8 | 10 CEAB 11 14 🛮 LEAB GND [] **OEAB**

DB, DW, OR PW PACKAGE (TOP VIEW)

description

This octal registered transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC544A contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the inverted data present at the output of the A latches. Data flow from B to A is similar to A to B, but requires using the CEBA, LEBA, and OEBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC544A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE[†]

	INPUTS							
CEAB	LEAB	OEAB	Α	В				
Н	Х	Х	Х	Z				
L	Χ	Н	Χ	Z				
L	Н	L	Χ	в ₀ ‡				
L	L	L	L	Н				
L	L	L	Н	L				

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




[‡] Output level before the indicated steady-state input conditions were established

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74LVC544A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS346E - MARCH 1994 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I : (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DW package	
PW package	120°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of $V_{\hbox{\scriptsize CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Voc	Supply voltage	Operating	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	√ _{IL} Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
٧ _I	Input voltage		0	5.5	V	
V	Output valtage	High or low state	0	Vcc	V	
۷O	Output voltage	3 state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
la	High lovel cutout current	V _{CC} = 2.3 V		-8	Δ	
ІОН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
la.	Lour loval outrout ourrant	V _{CC} = 2.3 V		8	mA	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate	•	0	10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVC544A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS346E - MARCH 1994 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		VCC	MIN	TYP [†]	MAX	UNIT
I _{OH} = -100 μA			1.65 V to 3.6 V	V _{CC} -0.2				
		I _{OH} = -4 mA	1.65 V	1.2				
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}		I _{OH} = -8 mA		2.3 V	1.7			V
VOH		12 m		2.7 V	2.2			V
		I _{OH} = -12 mA		3 V	2.4			
		I _{OH} = -24 mA		3 V	2.2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
VOL		I _{OL} = 8 mA	2.3 V			0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA		3 V			0.55	
Ιį	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
loff		V_I or $V_O = 5.5 V$		0			±10	μΑ
loz‡		V _O = 0 to 5.5 V		3.6 V			±10	μΑ
	$V_I = V_{CC}$ or GND $3.6 \text{ V} \le V_I \le 5.5 \text{ V}$			0.01/			10	
Icc			IO = 0	3.6 V	10		10	μΑ
Δlcc	ΔI_{CC} One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND		uts at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V				pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V				pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} = ± 0.1		V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration,	LEAB or LEBA low										ns
	Data before LEAB or		High									ns
1	Setup time	LEBA↑	Low									115
t _{su}	Setup time	Data before CEAB or	High									ns
		CEBA↑	Low									113
+1.	Hold time	Data after LEAB or LEBA↑										ns
'n	t _h Hold time Data after CEAB or CEBA↑											113



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This applies in the disabled state only.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)			1.8 V 5 V	V _{CC} =		VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	B or A									ns
^t pd	LEBA or LEAB	A or B									115
t _{en}	OEBA or OEAB	A or B									ns
t _{dis}	OEBA or OEAB	A or B									ns
t _{en}	CEBA or CEAB	A or B									ns
t _{dis}	CEBA or CEAB	A or B									ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP	
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz				pF
Popa	per transceiver	Outputs disabled	1 = 10 WHZ				рг


PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V \pm 0.15 V




TEST	S 1
t _{pd}	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	Open

VCC

V_{CC}/2






VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

V_{CC}/2

Input



PROPAGATION DELAY TIMES


- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f\leq$ 2 ns, $t_f\leq$ 2 ns,
 - The outputs are measured one at a time with one transition per measurement.
 - tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated