
1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS335A - DECEMBER 1992 - REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and **CMOS-Compatible Outputs**
- **Distributes One Clock Input to Six Clock Outputs**
- Polarity Control Selects True or **Complementary Outputs**
- Distributed V_{CC} and GND Pins Reduce **Switching Noise**
- High-Drive Outputs (-32-mA I_{OH}, 32-mA I_{OI})
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- Packaged In Plastic Small-Outline Package



description

The CDC392 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control (\overline{T}/C) inputs, various combinations of true and complementary outputs can be obtained. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC392 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

| INPUTS | | | OUTPUT |
|--------|-----|---|--------|
| OE | T/C | Α | Y |
| Н | Х | Χ | Z |
| L | L | L | L |
| L | L | Н | Н |
| L | Н | L | Н |
| L | Н | Н | L |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS335A - DECEMBER 1992 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V_{CC} Input voltage range, V_{I} (see Note 1) Voltage range applied to any output in the high state or power-off state, V_{O} Current into any output in the low state, I_{O} Input clamp current, I_{IK} (V_{I} < 0) Output clamp current, I_{OK} (V_{O} < 0) Maximum power dissipation at T_{A} = 55°C (in still air) (see Note 2) | |
|--|----------------|
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

| | | MIN | NOM | MAX | UNIT |
|-----------------|------------------------------------|------|-----|------|------|
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | 2 | | | V |
| VIL | Low-level input voltage | | | 0.8 | V |
| VI | Input voltage | 0 | | VCC | V |
| lOH | High-level output current | | | -32 | mA |
| l _{OL} | Low-level output current | | | 32 | mA |
| Δt/Δν | Input transition rise or fall rate | | | 5 | ns/V |
| fclock | Input clock frequency | | | 90 | MHz |
| TA | Operating free-air temperature | -40 | | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 300 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP [†] | MAX | UNIT |
|-----------------|---|---------------------------|------------------|------|---------------------------------------|------|------|
| VIK | $V_{CC} = 4.75 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | | -1.2 | V |
| Voн | $V_{CC} = 4.75 \text{ V},$ | $I_{OH} = -32 \text{ mA}$ | | 3.85 | | | V |
| V _{OL} | $V_{CC} = 4.75 \text{ V},$ | $I_{OL} = 32 \text{ mA}$ | | | | 0.55 | V |
| lį | $V_{CC} = 5.25 \text{ V},$ | $V_I = V_{CC}$ or GND | | | | ±1 | μΑ |
| loz | V _{CC} = 5.25 V, | $V_O = V_{CC}$ or GND | | | | ±50 | μΑ |
| | | | Outputs high | | 3.85 0.55 ±1 ±50 10 40 | | |
| l _{CC} | $V_{CC} = 5.25 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$ | $I_{O}=0,$ | Outputs low | | | 40 | mA |
| | AL = ACC OLOUP | | Outputs disabled | | | 10 | |
| C _i | V _I = 2.5 V or 0.5 V | | | | 3 | | pF |
| Co | $V_O = V_{CC}$ or GND | | | | 7 | | pF |


[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | TYP | мах | UNIT |
|--------------------|-----------------|--------------------------------------|-----|------|-----|------|
| ^t PLH | А | Any V | 2 | | 6.5 | ns |
| ^t PHL | | Any Y | 1.5 | | 5 | |
| ^t PLH | T/C | Any Y | 1.5 | | 5 | ns |
| ^t PHL | 1/C | Ally 1 | 1.5 | | 5 | 115 |
| ^t PZH | ŌĒ | Any Y | 1.5 | | 6 | ns |
| ^t PZL | | Ally 1 | 3 | | 8 | |
| ^t PHZ | | Any Y | 1.5 | | 5 | ns |
| ^t PLZ | ŌĒ | Ally 1 | 1.5 | | 5 | |
| *** | | Any Y (same phase) Any Y (any phase) | | | 0.6 | ns |
| ^t sk(o) | A | | | | 2.2 | |
| t _r | | | | 1.4 | | ns |
| t _f | | | | 0.83 | | ns |



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew, $t_{SK(0)}$, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same logic level. It is calculated as the greater of:
 - The difference between the fastest and slowest of tp_LH from A↑ to any Y (e.g., tp_LH_n, n = 1 to 4; or tp_LH_n, n = 5 to 6)
 - The difference between the fastest and slowest of tPHL from A↓ to any Y (e.g., tPHLn, n = 1 to 4; or tPHLn, n = 5 to 6)
 - The difference between the fastest and slowest of tp_{LH} from A↓ to any Y (e.g., tp_{LHn}, n = 7 to 8)
 - The difference between the fastest and slowest of tp_{HL} from A↑ to any Y (e.g., tp_{HLn}, n = 7 to 8)
 - B. Output skew, $t_{sk(0)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tp_{LH} from A[↑] to any Y or tp_{HL} from A[↑] to any Y (e.g., tp_{LHn}, n = 1 to 4; or tp_{LHn}, n = 5 to 6, and tp_{HLn}, n = 7 to 8)
 - The difference between the fastest and slowest of tp_{HL} from A↓ to any Y or tp_{LH} from A↓ to any Y (e.g., tp_{HLn}, n = 1 to 4; or tp_{HLn}, n = 5 to 6, and tp_{LHn}, n = 7 to 8)

Figure 2. Waveforms for Calculation of t_{sk(o)}



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated