# SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS308E - MARCH 1993 - REVISED JUNE 1998

<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted</li></ul>	DB, DW, OR PW PACKAGE
CMOS) Submicron Process	(TOP VIEW)
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	$\overline{OE} \begin{bmatrix} 1 & 24 \\ 24 \end{bmatrix} V_{CC}$ $1D \begin{bmatrix} 2 & 23 \end{bmatrix} 1Q$
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	2D [ 3 22 ] 2Q 3D [ 4 21 ] 3Q
<ul> <li>Power Off Disables Outputs, Permitting</li></ul>	4D [ 5 20 ] 4Q
Live Insertion	5D [ 6 19 ] 5Q
<ul> <li>Supports Mixed-Mode Signal Operation on</li></ul>	6D [] 7 18 ] 6Q
All Ports (5-V Input/Output Voltage With	7D [] 8 17 ] 7Q
3.3-V V <sub>CC</sub> )	8D [] 9 16 ] 8Q
<ul> <li>Package Options Include Plastic</li></ul>	9D [ 10 15 ] 9Q
Small-Outline (DW), Shrink Small-Outline	CLR [ 11 14 ] PRE
(DB), and Thin Shrink Small-Outline (PW)	GND [ 12 13 ] LE
Packages	

#### description

This 9-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC843A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC843A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




# SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS308E - MARCH 1993 - REVISED JUNE 1998

#### **FUNCTION TABLE**


-											
	INPUTS										
PRE	CLR	OE	LE	D	Q						
L	Х	L	Х	Х	Н						
н	L	L	Х	Х	L						
н	Н	L	н	L	L						
н	Н	L	н	Н	н						
н	Н	L	L	Х	Q <sub>0</sub>						
Х	Х	Н	Х	Х	Z						

# logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Eight Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 6.5 V
(see Notes 1 and 2) Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Continuous output current, $I_O$	–50 mA
Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{IA}$ (see Note 3): DB package	±100 mA
DW package PW package	81°C/W
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The value of  $V_{\mbox{CC}}$  is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



#### SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E - MARCH 1993 - REVISED JUNE 1998

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
Vee	Supply voltage	Operating	1.65	3.6	V			
Vcc	Supply voltage	Data retention only	1.5		v			
V <sub>IH</sub> Hi		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$					
	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		V <sub>CC</sub> = 2.7 V to 3.6 V	2					
VIL		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35  imes V_{CC}$				
	Low-level input voltage	evel input voltage $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8				
VI	Input voltage		0	5.5	V			
M	Output voltage	High or low state	0	VCC	v			
VO	Output voltage	3 state	0	5.5	V			
		V <sub>CC</sub> = 1.65 V		-4				
lau	High lovel output ourrest	$V_{CC} = 2.3 V$		-8	~^^			
IOH	High-level output current	$V_{CC} = 2.7 V$		-12	mA			
		$V_{CC} = 3 V$		-24				
		V <sub>CC</sub> = 1.65 V		4				
la.	Low lovel output ourrept	V <sub>CC</sub> = 2.3 V		8	m^			
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	- mA			
		$V_{CC} = 3 V$		24	1			
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V			
Тд	Operating free-air temperature		-40	85	°C			

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E – MARCH 1993 – REVISED JUNE 1998

PARAMETER	TEST CC	ONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
Vou	I <sub>OH</sub> = -8 mA	2.3 V	1.7			V	
Voн	10		2.7 V	2.2			v
	I <sub>OH</sub> = -12 mA		3 V	2.4			
	I <sub>OH</sub> = -24 mA		3 V	2.2			
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45	V	
VOL	IOL = 8 mA	2.3 V			0.7		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4		
	I <sub>OL</sub> = 24 mA		3 V			0.55	
Ц	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μA
loff	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μA
	$V_I = V_{CC}$ or GND		0.014			10	
lcc	$3.6 \text{ V} \leq \text{V}_I \leq 5.5 \text{ V}^{\ddagger}$	IO = 0	3.6 V			10	μΑ
ΔICC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μA
Ci	$V_I = V_{CC} \text{ or } GND$		3.3 V				pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> This applies in the disabled state only.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V <sub>CC</sub> = ± 0.1		×CC = ± 0.		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		CLR low										
tw	t <sub>w</sub> Pulse duration	PRE low	PRE low									ns
		LE low										
		Data before LE↓	Low									-
1.	Setup time		High									
t <sub>su</sub>	Setup time	PRE inactive									± 0.3 V	ns
		CLR inactive										1
+.	t lald time		Low									200
t <sub>h</sub> Hold time	time Data before LE↓	High									ns	

# **PRODUCT PREVIEW**

#### SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E – MARCH 1993 – REVISED JUNE 1998

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
	D												
<b>.</b>	LE									50			
<sup>t</sup> pd	PRE	Q									ns		
	CLR	L L L L L L L L L L L L L L L L L L L											
t <sub>en</sub>	OE	Q									ns		
<sup>t</sup> dis	OE	Q									ns		

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	
	Power dissipation capacitance	Outputs enabled	f = 10 MHz				ρF
	per latch	Outputs disabled					рг



#### SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E - MARCH 1993 - REVISED JUNE 1998




- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms

JMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E - MARCH 1993 - REVISED JUNE 1998




- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



#### SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E – MARCH 1993 – REVISED JUNE 1998



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tp71 and tp7H are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as  $t_{pd}$ .
  - tPLH and tPHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated