January 2004



SCAN90CP02

1.5 Gbps 2x2 LVDS Crosspoint Switch with Pre-Emphasis and IEEE 1149.6

General Description

The SCAN90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch. High speed data paths and flow-through pinout minimize internal device jitter, while configurable 0/25/50/100% pre-emphasis overcomes external ISI jitter effects of lossy backplanes and cables. The differential inputs and outputs interface to LVDS and Bus LVDS signals such as those on National's 10-, 16-, and 18- bit Bus LVDS SerDes. The SCAN90CP02 can also be used with ASICs and FPGAs. The non-blocking crosspoint architecture is pin-configurable as a 1:2 clock or data splitter, 2:1 redundancy mux, crossover function, or dual buffer for signal booster and stub hider applications.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and differential LVDS PCB interconnect. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.

Features

- 1.5 Gbps per channel
- Low power: 70 mA in dual repeater mode @1.5 Gbps
- Low output jitter
- Configurable 0/25/50/100% pre-emphasis drives lossy backplanes and cables
- Non-blocking architecture allows 1:2 splitter, 2:1 mux, crossover, and dual buffer configurations
- Flow-through pinout
- LVDS/Bus LVDS compatible I/O
- IEEE 1149.1 and 1149.6 compliant
- Single 3.3V supply
- Separate control of inputs and outputs allows for power savings
- Industrial -40 to +85°C temperature range
- 5 x 5 x 0.6 mm 28-lead LLP package





FIGURE 1. SCAN90CP02 Block Diagram

Pin Descriptions

	Number	I/O, Type	Description					
DIFFERENTIAL INPUTS COMMON TO ALL MUXES								
IN0+	9	I, LVDS	Inverting and non-inverting differential inputs.					
INO-	10							
IN1+	12	I, LVDS	Inverting and non-inverting differential inputs.					
IN1-	13							
SWITCHED D	DIFFERENT	TAL OUTPUTS						
OUT0+	27	O, LVDS	Inverting and non-inverting differential outputs. OUT1± can be connected to any					
OUT0-	26		one pair IN1±, or IN2±					
OUT1+	24	O, LVDS	Inverting and non-inverting differential outputs. OUT2± can be connected to any					
OUT1-	23		one pair IN1±, or IN2±					
DIGITAL COI	NTROL INT	ERFACE						
SEL0,	6	I, LVTTL	Select Control Inputs					
SEL1	5							
ENO, EN1	7	I, LVTTL	Output Enable Inputs					
	15							
PEM00,	4	I, LVTTL	Channel 0 Output Pre-emphasis Control Inputs					
PEM01	3							
PEM10,	2	I, LVTTL	Channel 1 Output Pre-emphasis Control Inputs					
PEM11	1							
TDI	19	I, LVTTL	Test Data Input to support IEEE 1149.1 features					
TDO	20	O, LVTTL	Test Data Output to support IEEE 1149.1 features					
TMS	18	I, LVTTL	Test Mode Select to support IEEE 1149.1 features					
TCK	17	I, LVTTL	Test Clock to support IEEE 1149.1 features					
TRST	21	I, LVTTL	Test Reset to support IEEE 1149.1 features					
N/C	8, 28		Not Connected					
POWER								
V _{DD}	11, 14,	I, Power	V_{DD} = 3.3V ±0.3V. At least 4 low ESR 0.01 μ F bypass capacitors should be					
	16, 22, 25		connected from V _{DD} to GND plane.					
GND	(Note 1)		Ground reference to LVDS and CMOS circuitry.					
			DAP is the exposed metal contact at the bottom of the LLP-28 package. The DAP					
			is used as the primary GND connection to the device. It should be connected to					
			the ground plane with at least 4 vias for optimal AC and thermal performance.					

Note 1: Note that GND is not an actual pin on the package, the GND is connected thru the DAP on the back side of the LLP package.

Connection Diagram



Configuration Select Truth Table

SEL0	SEL1	EN0	EN1	OUT0	OUT1	Mode
0	0	0	0	IN0	IN0	1:2 Splitter (IN1 powered down)
0	1	0	0	IN0	IN1	Dual Channel Repeater
1	0	0	0	IN1	IN0	Dual Channel Switch
1	1	0	0	IN1	IN1	1:2 Splitter (IN0 powered down)
0	1	0	1	IN0	PD	Single Channel Repeater (Channel 1 powered down)
1	1	0	1	IN1	PD	Single Channel Switch (IN0 and OUT1 powered down)
0	0	1	0	PD	IN0	Single Channel Switch (IN1 and OUT0 powered down)
0	1	1	0	PD	IN1	Single Channel Repeater (Channel 0 powered down)
Х	Х	1	1	PD	PD	Both Channels in Power Down Mode
0	0	0	1			Invalid State*
1	0	0	1			Invalid State*
1	0	1	0			Invalid State*
1	1	1	0			Invalid State*

PD = Power Down mode to minimize power consumption

Pre-emphasis

The pre-emphasis is used to compensate for long or lossy transmission media. Separate pins are provided for each output to minimize power consumption. Pre-emphasis is programmable to be off or to preset values per the Pre-emphasis Control Selection Table.

Output Characteristics

The output characteristics of the SCAN90CP02 device have been optimized for point-to-point backplane and cable applications.

Pre-emphasis Control Selection Table

Chan	nel 0	Char	nel 1	Pre-emphasis
PEM01	PEM00	PEM11	PEM10	
0	0	0	0	0%
0	1	0	1	25%
1	0	1	0	50%
1	1	1	1	100%

X = Don't Care

^{*} Entering these states is not forbidden, however device operation is not defined in these states.




FIGURE 2. SCAN90CP02 Configuration Select Decode

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

LVDS Receiver Input Voltage

LVDS Driver Output Voltage

LVDS Output Short Circuit Current

Junction Temperature

+150°C

Storage Temperature

+0.3V)

-0.3V to +3.6V

-0.3V to +3.6V

40mA

+150°C

5°C to +150°C

Lead Temperature

(Soldering, 4sec.) +260°C

Maximum Package Power Dissipation at 25°C

LLP-28 4.31 mW

Derating above 25 °C \$34.5~mW/°C\$ Thermal Resistance, θ_{JA} $$29 ^\circ\text{C/W}$$ ESD Rating HBM, 1.5 k Ω , 100 pF

All Pins 2.0 kV EIAJ, 0Ω , 200 pF >200V

Recommended Operating Conditions

	Min	Тур	Max	Unit	
Supply Voltage (V _{DD} - GND)	3.0	3.3	3.6	V	
Receiver Input Voltage	0		3.6	V	
Operating Free Air					
Temperature	-40	25	85	°C	
Junction Temperature			150	°C	

Electrical Characteristics

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units					
LVTTL DC SPECIFICATIONS (SEL0, SEL1, EN1, EN2, PEM00, PEM01, PEM10, PEM11, TDI, TCK, TMS, TRST)											
V _{IH}	High Level Input Voltage		2.0		V_{DD}	V					
V _{IL}	Low Level Input Voltage		GND		0.8	V					
I _{IH}	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μA					
I_{IL}	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μA					
I _{ILR}	Low Level Input Current	TDI, TMS, TRST	-40		-200	μA					
C _{IN1}	Input Capacitance	Any Digital Input Pin to V _{SS}		3.5		pF					
C _{OUT1}	Output Capacitance	Any Digital Output Pin to V _{SS}		5.5		pF					
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA	-1.5	-0.8		V					
V _{OH}	High Level Output Voltage	$I_{OH} = -12 \text{ mA}, V_{DD} = 3.0 \text{ V}$	2.4			V					
	(TDO)	$I_{OH} = -100 \mu A, V_{DD} = 3.0 V$	V _{DD} -0.2			V					
V _{OL}	Low Level Output Voltage	$I_{OL} = 12 \text{ mA}, V_{DD} = 3.0 \text{ V}$			0.5	V					
	(TDO)	$I_{OL} = 100 \mu A, V_{DD} = 3.0 V$			0.2	V					
I _{os}	Output Short Circuit Current	TDO	-15		-125	mA					
LVDS INPU	T DC SPECIFICATIONS (IN0±, IN	l1±)									
V _{TH}	Differential Input High Threshold (Note 4)	$V_{CM} = 0.8V \text{ or } 1.2V \text{ or } 3.55V, V_{DD}$ = 3.6V		0	50	mV					
V _{TL}	Differential Input Low Threshold	$V_{CM} = 0.8V \text{ or } 1.2V \text{ or } 3.55V, V_{DD}$ = 3.6V	-50	0		mV					
V _{ID}	Differential Input Voltage	$V_{CM} = 0.8V \text{ to } 3.55V, V_{DD} = 3.6V$	100			mV					
V _{CMR}	Common Mode Voltage Range	$V_{ID} = 150 \text{ mV}, V_{DD} = 3.6 \text{V}$	0.05		3.55	V					
C _{IN2}	Input Capacitance	IN+ or IN- to V _{SS}		3.5		pF					
I _{IN}	Input Current	$V_{IN} = 3.6V$, $V_{DD} = V_{DDMAX}$ or $0V$	-10		+10	μA					
		$V_{IN} = 0V$, $V_{DD} = V_{DDMAX}$ or $0V$	-10		+10	μA					
LVDS OUT	PUT DC SPECIFICATIONS (OUTO)±, OUT1±)	•	•							
V _{OD}	Differential Output Voltage, 0% Pre-emphasis (Note 4)	$R_L = 100\Omega$ between OUT+ and OUT-	250	400	575	mV					
ΔV_{OD}	Change in V _{OD} between Complementary States		-35		35	mV					
Vos	Offset Voltage (Note 5)		1.09	1.25	1.475	V					
ΔV_{OS}	Change in V _{OS} between Complementary States		-35		35	mV					
	, ,			l		L					

Electrical Characteristics (Continued)
Over recommended operating supply and temperature ranges unless other specified.

Symbol	nbol Parameter Conditions		Min	Typ (Note 3)	Max	Units
I _{os}	Output Short Circuit Current,	OUT+ or OUT- Short to GND		-15	-40	mA
	One Complementary Output	OUT+ or OUT- Short to V _{DD}		15	40	mA
I _{OSB}	Output Short Circuit Current,	OUT+ and OUT- Short to GND		-15	-30	mA
ОЗВ	both Complementary Outputs	OUT+ and OUT- Short to V _{CM}		15	30	mA
C _{OUT2}	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE		5.5		pF
SUPPLY C	URRENT (Static)					
I _{CC0}	Supply Current	All inputs and outputs enabled and				
000		active, terminated with differential load of 100Ω between OUT+ and OUT		42	60	mA
I _{CC1}	Supply Current - one channel	Single channel crossover switch or		22	30	mA
	powered down	single channel repeater modes (1 channel active, one channel in power down mode)				
I _{CC2}	Supply Current - one input powered down	Splitter mode (One input powered down, both outputs active)		30	40	mA
I _{CCZ}	TRI-STATE Supply Current	Both input/output Channels in Power Down Mode		1.4	2.5	mA
SWITCHING	G CHARACTERISTICS—LVDS	OUTPUTS (Figures 3, 4)				
t _{LHT}	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mb/s, measure between	70	150	215	ps
t _{HLT}	Differential High to Low Transition Time	20% and 80% of V _{OD} .	50	135	180	ps
t _{PLHD}	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% V _{OD}	0.5	2.4	3.5	ns
t _{PHLD}	Differential High to Low Propagation Delay	between input to output.	0.5	2.4	3.5	ns
t _{SKD1}	Pulse Skew	It _{PLHD} -t _{PHLD} I		55	120	ps
t _{skcc}	Output Channel to Channel Skew	Difference in propagation delay (t _{PLHD} or t _{PHLD}) among all output channels in Splitter mode (any one input to all outputs).	0	130	315	ps
t _{JIT}	Jitter (0% Pre-emphasis) (Note 6)	RJ - Alternating 1 and 0 Pattern 750 MHz		1.4	2.5	psrms
		DJ - K28.5 Pattern 1.5 Gbps		42	75	psp-p
		TJ - PRBS 2 ²³ -1 Pattern 1.5 Gbps		105	140	psp-p
t _{ON}	LVDS Output Enable Time	Time from ENx to OUT± change from TRI-STATE to active.	50	110	150	ns
t _{OFF}	LVDS Output Disable Time	Time from ENx to OUT± change from active to TRI-STATE.		5	12	ns
t _{sw}	LVDS Switching Time SELx to OUT±	Time from configuration select (SELx) to new switch configuration effective for OUT±.		110	150	ns

SCAN Circuitry Timing Requirements

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{MAX}	Maximum TCK Clock Frequency	$R_L = 500\Omega$,	25.0			MHz
t _S	TDI to TCK, H or L	$C_L = 35 pF$	1.0			ns
t _H	TDI to TCK, H or L		2.0			ns
t _S	TMS to TCK, H or L		2.0			ns
t _H	TMS to TCK, H or L		1.5			ns
t _W	TCK Pulse Width, H or L		10.0			ns
t _W	TRST Pulse Width, L		2.5			ns
t _{REC}	Recovery Time, TRST to TCK		2.0			ns

Note 2: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

- Note 3: Typical parameters are measured at V_{DD} = 3.3V, T_A = 25°C. They are for reference purposes, and are not production-tested.
- Note 4: Differential output voltage V_{OD} is defined as ABS(OUT+-OUT-). Differential input voltage V_{ID} is defined as ABS(IN+-IN-).
- Note 5: Output offset voltage VOS is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.

Note 6: JIT is the jitter from any input to any one differential LVDS output running at the specified data rate and data pattern, the other channel is powered off. Jitter is not production tested, but guaranteed through characterization on a sample basis. Random Jitter is measured RMS with a histogram including 1500 histogram window hits. K28.5 pattern is repeating bit streams of (0011111010 1100000101). This deterministic jitter or DJ pattern is measured to a histogram mean with a sample size of 350 hits. Total Jitter is measured peak to peak with a histogram including 3500 window hits.




FIGURE 3. LVDS Signals




FIGURE 4. LVDS Output Transition Time




FIGURE 5. LVDS Output Propagation Delay






FIGURE 6. Configuration and Output Enable/Disable Timing

Power Supply Current vs. Bit Data Rate




Dynamic power supply current was measured while running a PRBS 2^{23} -1 pattern in dual channel repeater mode. $V_{CC}=3.3V$, $T_A=+25^{\circ}C$, $V_{ID}=0.5V$, $V_{CM}=1.2V$

Total Jitter (T_J) vs. Bit Data Rate



Total Jitter measured at 0V differential while running a PRBS 2^{23} -1 pattern in single channel repeater mode. V_{CC} = 3.3V, T_A = +25°C, V_{ID} = 0.5V, 0% Pre-emphasis

Total Jitter (T_J) vs. Temperature



Dynamic power supply current was measured while running a PRBS 2^{23} -1 pattern in dual channel repeater mode. $V_{CC}=3.3V,\ V_{ID}=0.5V,\ V_{CM}=1.2V,\ 1.5$ Gbps data rate, 0% Pre-emphasis

Positive Edge Transition vs. Pre-emphasis Level




FIGURE 7. Typical Performance Characteristics

Design-For-Test (DfT) Features

IEEE 1149.1 SUPPORT

The SCAN90CP02 supports a fully compliant IEEE 1149.1 interface. The Test Access Port (TAP) provides access to boundary scan cells at each LVTTL I/O on the device for interconnect testing. The TAP also provides access to the IEEE 1149.6 test features if AC-coupled interconnects are used.

Refer to the BSDL file located on National's website for the details of the SCAN90CP02 IEEE 1149.1 implementation.

IEEE 1149.6 SUPPORT

AC-coupled differential interconnections on very high speed (1+ Gbps) data paths are not testable using traditional IEEE 1149.1 techniques. The IEEE 1149.1 structures and methods are intended to test static (DC-coupled), single ended networks. It is unable to test dynamic (AC-coupled) digital networks because the AC-coupling blocks static signals.


The SCAN90CP02 - which is intended for use in up to 1.5 Gbps data paths - has been designed with IEEE 1149.6 support to enable test of AC-coupled interconnects.

FAULT INSERTION

StuckAt is a feature that enables the user to override logic values on any of the external pins during normal operation. StuckAt can be thought of as having the same capabilities as the IEEE-1149.1 EXTEST instruction but on a per pin bases. Because this feature occurs on a per-pin basis, normal device operation (mission mode) is possible with the exception of the desired faults.

For more information on any of these features, refer to Application Note AN-1313, SCAN90CP02 Design-for-Test Features.

Physical Dimensions inches (millimeters) unless otherwise noted



LLP, Plastic, QUAD,
Order Number SCAN90CP02SP (1000 piece Tape and reel),
SCAN90CP02SPX (4500 piece Tape and Reel)
NS Package Number SPA28A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560