



QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS SYNCHRO- SWITCH™ DUAL 4:1 MUX/DEMUX WITH ACTIVE TERMINATORS

IDTQS3ST253

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 2 banks of 4:1 Mux/Demux
- Port select synchronous to the clock
- Undershoot clamp diodes on all switch and control inputs
- Clock enable and Asynchronous enable
- "Bus-hold" terminators on the Demux side
- Asynchronous SEL option
- Break-before-make feature
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Available in QSOP package

APPLICATIONS:

- Video, audio, graphics switching, muxing


DESCRIPTION:

The QS3ST253 is a high-speed CMOS dual 4:1 multiplexer/demultiplexer with active terminators (bus-hold circuits) on the demux side. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A, B, C, or D port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bi-directional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.

The bus-hold circuits latch the last data driven on the demux side, providing infinite hold time and glitch-free signal transitions. Synchronous controls and bus-hold ease timing constraints in many high speed data mux/demux applications, such as bank interleaving.

The QS3ST253 can be used in 5V to 3.3V translation.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

NOVEMBER 1999

PIN CONFIGURATION



QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	-0.5 to +7	V
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +7	V
VTERM ⁽³⁾	DC Input Voltage VIN	-0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤ 20ns)	-3	V
IOUT	DC Output Current	120	mA
PMAX	Maximum Power Dissipation (TA = 85°C)	0.82	W
TSTG	Storage Temperature	-65 to +150	°C

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V, VOUT = 0V)

Pins		Typ.	Max. ⁽¹⁾	Unit
Control Inputs		4	5	pF
Quickswitch Channels (Switch OFF)	Demux	5	7	pF
	Mux	13	14	

NOTE:

- This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A0 - D0	I/O	Bank 0 Demux Ports
A1 - D1	I/O	Bank 1 Demux Ports
Y0, Y1	I/O	Mux Port
SEL0, SEL1	I	Select Inputs
CLK	I	Clock
CLKEN	I	Clock Enable
OE0, OE1	I	Output Enable
SYNC	I	Synchronous Enable

FUNCTION TABLE⁽¹⁾

Control Inputs							Port Status	
$\overline{\text{SYNC}}$	$\overline{\text{OE}}_0$	$\overline{\text{OE}}_1$	CLK	$\overline{\text{CLKEN}}$	SEL0	SEL1	Y0	Y1
L	L	L	↑	L	L	L	A0	A1
L	L	L	↑	L	H	L	B0	B1
L	L	L	↑	L	L	H	C0	C1
L	L	L	↑	L	H	H	D0	D1
L	H	H	↑	L	X	X	Hold Previous Data ⁽²⁾ (Switch OFF)	Hold Previous Data ⁽²⁾ (Switch OFF)
L	L	L	↑	H	X	X	Hold Previous Mux connection ⁽³⁾ (Switch ON)	Hold Previous Mux connection ⁽³⁾ (Switch ON)
L	H	H	↑	H	X	X	Hold Previous Data ⁽⁴⁾ (Switch OFF)	Hold Previous Data ⁽⁴⁾ (Switch OFF)
H	L	L	X	X	L	L	A0	A1
H	L	L	X	X	H	L	B0	B1
H	L	L	X	X	L	H	C0	C1
H	L	L	X	X	H	H	D0	D1
H	H	H	X	X	X	X	Hold Previous Data ⁽²⁾ (Switch OFF)	Hold Previous Data ⁽²⁾ (Switch OFF)

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedence


↑ = LOW-to-HIGH Transition

2. Mux switches are turned off and the terminators (last value latches) hold the previous data state. The port connections can be changed by the SEL input.

3. The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).

4. The contents of the "Mux select register" are unchanged and the last value latch holds the previous data state.

CONTROL LOGIC



DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	0.01	± 1	μA
I_{OZ}	Off-State Current (Hi-Z)	$0\text{V} \leq Y \leq V_{CC}$	—	-0.01	± 1	μA
R_{ON}	Switch ON Resistance ⁽²⁾	$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 30\text{mA}$	—	7	9	Ω
		$V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	10	13	
I_{BHL}	Input Hold Current ^(3,4) (A, B, C, D)	$V_{CC} = \text{Min.}$	$V_{IN} = 0.8\text{V}$	60	—	μA
I_{BHH}		Switch OFF	$V_{IN} = 2\text{V}$	-60	—	
I_{BH}	Input Current ⁽⁵⁾ (A, B, C, D)	$V_{CC} = \text{Max.}$	$V_{IN} = 0\text{V}$ or V_{CC}	—	—	± 50
			$0.8 < V_{IN} < 2\text{V}$	—	—	± 500

NOTES:

- Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.
- Measured by voltage drop between A/B/C/D and Y pin at indicated current through the switch.
- I_{BHL} is the minimum sustaining "sink" current at the input for $V_{IN} = 0.8\text{V}$. This parameter signifies the latching capability of the bus-hold circuit in logic LOW state.
- I_{BHH} is the minimum sustaining "source" current at the input for $V_{IN} = 2\text{V}$. This parameter signifies the latching capability of the bus-hold circuit in logic HIGH state.
- I_{BH} is the magnitude of the input current specified under two conditions:
 - Input voltage at GND or V_{CC} . This indicates the input current under steady-state condition.
 - Input voltage between 0.8V and 2V (TTL input threshold range). This indicates the maximum input current during transient condition. The driver connected to the input must overcome this current requirement in order to switch the logic state of the bus-hold circuit.

TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 5\text{V}$



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	3	μA
ΔI _{CC}	Power Supply Current per Control Input HIGH ⁽²⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	1.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	V _{CC} = Max., A/B/C/D and Y pins open Control Inputs Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TLL driven input (V_{IN} = 3.4V, control inputs only). A/B/C/D and Y pins do not contribute to ΔI_{CC}.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A/B/C/D and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 10%;


C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Typ.	Max.	Unit
t _{PLH} t _{PHL}	Data Propagation Delays ^(1,2) A/B/C/D to Y, Y to A/B/C/D	—	0.25	—	ns
t _{SEC}	Clock Enable to Clock Setup Time	3	—	—	ns
t _{HEC}	Clock Enable to Clock Hold Time	0	—	—	ns
t _{CSO}	Clock to Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _{ASO}	Asynchronous Select to Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _W	Clock Pulse Width HIGH	3	—	—	ns
t _{SCS}	SEL to Clock Setup Time	3	—	—	ns
t _{HCS}	SEL to Clock Hold Time	0	—	—	ns
t _{PZL} t _{PZH}	Asynchronous Enable to Switch Turn-On Delay ⁽³⁾	1.5	—	5.2	ns
t _{PLZ} t _{PHZ}	Asynchronous Enable to Switch Turn-Off Delay ^(1,3)	1.5	—	4.8	ns

NOTES:


- This parameter is guaranteed but not tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constraint for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- Minimums guaranteed but not tested.

TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION




Example: Port A to Port D / Port Y

TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION



Example: Port A / Port D to Port Y

TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION




Example: Port A / Port D to Port Y

ACTIVE TERMINATOR OR "BUS-HOLD" CIRCUIT

The Active Terminator circuit, also known as the bus-hold circuit, is configured as a "weak latch" with positive feedback. When connected to a TTL or CMOS input port, the bus-hold circuit holds the last logic state at the input when the input is "disconnected" from the driver. When the output of a device connected to such an input attempts a logic level transition, it will overdrive the bus-hold circuit. The primary benefit of a bus-hold circuit is that it prevents CMOS inputs from floating, a situation which should be avoided to prevent spurious switching of inputs and unnecessary power dissipation. Bus-hold is a better solution than the traditional approach of using resistive termination to V_{CC} or GND to prevent bus floating, because the bus-hold circuit does not consume any static power.

V-I CHARACTERISTICS OF BUS-HOLD CIRCUIT



This figure shows the input V-I characteristics of a typical bus-hold implementation. The input characteristics resemble a resistor. As the input voltage is increased from 0 volts, the input "sink" current increases linearly. When the TTL threshold of the circuit is reached (typically 1.5 volts), the latch changes the logic state due to positive feedback and the direction of the current is reversed. As the input voltage is further increased towards V_{CC} , the input "source" current begins to decrease, reaching the lowest level at $V_{IN} = V_{CC}$.

ORDERING INFORMATION

IDTQS	XXXXX	XX	X		
	Device Type	Package	Process		
			Blank		Industrial (-40°C to +85°C)
		Q			Quarter Size Small Outline Package
	3ST253				High Speed CMOS SynchroSwitch Dual 4:1 Mux/Demux with Active Terminators



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459