

N-channel enhancement mode MOS transistor

PHN110

FEATURES

- High-speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver
- Power management
- Synchronized rectification.

PINNING - SOT96-1 (SO8)

PIN	SYMBOL	DESCRIPTION
1	n.c	not connected
2	s	source
3	s	source
4	g	gate
5	d	drain
6	d	drain
7	d	drain
8	d	drain

DESCRIPTION

N-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package.




Fig.1 Simplified outline and symbol.

CAUTION

The device is supplied in an antistatic package.
The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		–	30	V
V_{SD}	source-drain diode forward voltage	$I_S = 1.25 \text{ A}$	–	1.2	V
V_{GS}	gate-source voltage (DC)		–	± 20	V
V_{GSth}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1	2.8	V
I_D	drain current (DC)	$T_s = 80^\circ\text{C}$	–	4	A
R_{DSon}	drain-source on-state resistance	$I_D = 2.2 \text{ A}; V_{GS} = 10 \text{ V}$	–	0.1	Ω
P_{tot}	total power dissipation	$T_s = 80^\circ\text{C}$	–	2.8	W

N-channel enhancement mode MOS transistor

PHN110

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		—	30	V
V_{GS}	gate-source voltage (DC)		—	± 20	V
I_D	drain current (DC)	$T_s = 80^\circ\text{C}$; note 1	—	4	A
I_{DM}	peak drain current	note 2	—	16	A
P_{tot}	total power dissipation	$T_s = 80^\circ\text{C}$	—	2.8	W
		$T_{amb} = 25^\circ\text{C}$; note 3	—	2.4	W
		$T_{amb} = 25^\circ\text{C}$; note 4	—	1.1	W
T_{stg}	storage temperature		-65	+150	$^\circ\text{C}$
T_j	operating junction temperature		-65	+150	$^\circ\text{C}$
Source-drain diode					
I_S	source current (DC)	$T_s = 80^\circ\text{C}$	—	3.5	A
I_{SM}	peak pulsed source current	note 2	—	14	A

Notes

1. T_s is the temperature at the soldering point of the drain lead.
2. Pulse width and duty cycle limited by maximum junction temperature.
3. Value based on a printed-circuit board with a $R_{th\ a-tp}$ (ambient to tie-point) of 27.5 K/W.
4. Value based on a printed-circuit board with a $R_{th\ a-tp}$ (ambient to tie-point) of 90 K/W.




Fig.2 Power derating curve.




Fig.3 SOAR.

N-channel enhancement mode MOS transistor

PHN110

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	25	K/W




Fig.4 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.

N-channel enhancement mode MOS transistor

PHN110

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$; $I_D = 10 \mu\text{A}$	30	—	—	V
V_{GSTh}	gate-source threshold voltage	$V_{GS} = V_{DS}$; $I_D = 1 \text{ mA}$	1	—	2.8	V
I_{DSS}	drain-source leakage current	$V_{GS} = 0$; $V_{DS} = 24 \text{ V}$	—	—	100	nA
I_{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}$; $V_{DS} = 0$	—	—	± 100	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}$; $I_D = 1 \text{ A}$	—	0.11	0.2	Ω
		$V_{GS} = 10 \text{ V}$; $I_D = 2 \text{ A}$	—	0.08	0.1	Ω
C_{iss}	input capacitance	$V_{GS} = 0$; $V_{DS} = 24 \text{ V}$; $f = 1 \text{ MHz}$	—	250	—	pF
C_{oss}	output capacitance	$V_{GS} = 0$; $V_{DS} = 24 \text{ V}$; $f = 1 \text{ MHz}$	—	140	—	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0$; $V_{DS} = 24 \text{ V}$; $f = 1 \text{ MHz}$	—	50	—	pF
Q_g	total gate charge	$V_{GS} = 10 \text{ V}$; $V_{DD} = 15 \text{ V}$; $I_D = 2 \text{ A}$	—	10	30	nC
Q_{gs}	gate-source charge	$V_{GS} = 10 \text{ V}$; $V_{DD} = 15 \text{ V}$; $I_D = 2 \text{ A}$	—	1	—	nC
Q_{gd}	gate-drain charge	$V_{GS} = 10 \text{ V}$; $V_{DD} = 15 \text{ V}$; $I_D = 2 \text{ A}$	—	2.5	—	nC

Switching times (see Fig.11)

$t_{d(on)}$	turn-on delay time	$V_{GS} = 0$ to 10 V ; $V_{DD} = 15 \text{ V}$; $I_D = 1 \text{ A}$; $R_L = 15 \Omega$; $R_{gen} = 6 \Omega$	—	4.5	—	ns
t_f	fall time		—	3.5	—	ns
t_{on}	turn-on switching time		—	8	16	ns
$t_{d(off)}$	turn-off delay time	$V_{GS} = 10$ to 0 V ; $V_{DD} = 15 \text{ V}$; $I_D = 1 \text{ A}$; $R_L = 15 \Omega$; $R_{gen} = 6 \Omega$	—	15	—	ns
t_r	rise time		—	10	—	ns
t_{off}	turn-off switching time		—	25	50	ns

Source-drain diode

V_{SD}	source-drain diode forward voltage	$V_{GD} = 0$; $I_S = 1.25 \text{ A}$	—	—	1.2	V
t_{rr}	reverse recovery time	$I_S = 1.25 \text{ A}$; $di/dt = -100 \text{ A}/\mu\text{s}$	—	35	100	ns

N-channel enhancement mode MOS transistor

PHN110


 $V_{DD} = 15$ V; $I_D = 2$ A.

Fig.5 Gate-source voltage as a function of total gate charge; typical values.


 $T_j = 25$ °C.

Fig.6 Output characteristics; typical values.



 $V_{DS} = 10$ V; $T_j = 25$ °C.

Fig.7 Transfer characteristics; typical values.



$V_{GD} = 0$.
 (1) $T_j = 150$ °C.
 (2) $T_j = 25$ °C.
 (3) $T_j = -65$ °C.

Fig.8 Source current as a function of source-drain diode forward voltage; typical values.

N-channel enhancement mode MOS transistor

PHN110


 $V_{DS} \geq I_D \times R_{DSon}; T_j = 25^\circ\text{C}.$

Fig.9 Drain-source on-resistance as a function of gate-source voltage; typical values.


 $V_{GS} = 0; f = 1 \text{ MHz}; T_j = 25^\circ\text{C}.$

Fig.10 Capacitance as a function of drain-source voltage; typical values.






Fig.11 Switching time test circuit and input and output waveforms.

N-channel enhancement mode MOS transistor


PHN110



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^\circ\text{C}}$$

Typical V_{GSth} at $V_{DS} = V_{GS}$; $I_D = 1$ mA.

Fig.12 Temperature coefficient of gate-source threshold voltage; typical values.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}} \quad \text{Typical } R_{DSon} \text{ at:}$$


(1) $I_D = 2$ A; $V_{GS} = 10$ V.

(2) $I_D = 1$ A; $V_{GS} = 4.5$ V.

Fig.13 Temperature coefficient of drain-source on-resistance; typical values.

N-channel enhancement mode MOS transistor

PHN110

PACKAGE OUTLINE**SO8: plastic small outline package; 8 leads; body width 3.9 mm****SOT96-1****DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				-95-02-04 97-05-22