

Timing Circuit

The MC1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode, time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free-running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA or drive MTTL circuits.

- Direct Replacement for NE555 Timers
- Timing from Microseconds through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- High Current Output Can Source or Sink 200 mA
- Output Can Drive MTTL
- Temperature Stability of 0.005% per °C
- Normally ON or Normally OFF Output

Figure 1. 22 Second Solid State Time Delay Relay Circuit





Figure 2. Representative Block Diagram



MC1455, B

TIMING CIRCUIT

SEMICONDUCTOR TECHNICAL DATA

P1 SUFFIX PLASTIC PACKAGE **CASE 626**






D SUFFIX PLASTIC PACKAGE **CASE 751** (SO-8)

ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC1455P1	T. 00 to 1700C	Plastic DIP
MC1455D	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	SO-8
MC1455BD	$T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	SO-8
MC1455BP1	1A - 40 10 403 C	Plastic DIP

Figure 3. General Test Circuit



Test circuit for measuring DC parameters (to set output and measure parameters):

- a) When V_S ≥ 2/3 V_{CC}, V_O is low.
 b) When V_S ≤ 1/3 V_{CC}, V_O is high.
 c) When V_O is low, Pin 7 sinks current. To test for Reset, set V_O high, apply Reset voltage, and test for current flowing into Pin 7. When Reset is not in use, it should be tied to VCC.

MC1455, B

MAXIMUM RATINGS ($T_A = +25^{\circ}C$, unless otherwise noted.)


Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	+18	Vdc
Discharge Current (Pin 7)	I ₇	200	mA
Power Dissipation (Package Limitation) P1 Suffix, Plastic Package Derate above T _A = +25°C D Suffix, Plastic Package Derate above T _A = +25°C	P _D	625 5.0 625 160	mW mW/°C mW °C/W
Operating Temperature Range (Ambient) MC1455B MC1455	ТА	-40 to +85 0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C


ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = +5.0 V to +15 V, unless otherwise noted.)


Characteristics	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage Range	Vcc	4.5	-	16	V
Supply Current $V_{CC} = 5.0 \text{ V}, R_L = \infty$ $V_{CC} = 15 \text{ V}, R_L = \infty$, Low State (Note 1)	lcc	- -	3.0 10	6.0 15	mA
Timing Error (R = $1.0 \text{ k}\Omega$ to $100 \text{ k}\Omega$) (Note 2) Initial Accuracy C = $0.1 \mu\text{F}$ Drift with Temperature Drift with Supply Voltage		- - -	1.0 50 0.1	- - -	% PPM/°C %/V
Threshold Voltage/Supply Voltage	V _{th} /V _C C	-	2/3	-	
Trigger Voltage VCC = 15 V VCC = 5.0 V	VT	- -	5.0 1.67	- -	V
Trigger Current	lΤ	-	0.5	_	μΑ
Reset Voltage	V _R	0.4	0.7	1.0	V
Reset Current	I _R	-	0.1	_	mA
Threshold Current (Note 3)	I _{th}	-	0.1	0.25	μΑ
Discharge Leakage Current (Pin 7)	Idischg	-	-	100	nA
Control Voltage Level VCC = 15 V VCC = 5.0 V	VCL	9.0 2.6	10 3.33	11 4.0	V
Output Voltage Low ISink = 10 mA (V _{CC} = 15 V) ISink = 50 mA (V _{CC} = 15 V) ISink = 100 mA (V _{CC} = 15 V) ISink = 200 mA (V _{CC} = 15 V) ISink = 8.0 mA (V _{CC} = 5.0 V) ISink = 5.0 mA (V _{CC} = 5.0 V)	VoL	- - - - -	0.1 0.4 2.0 2.5 - 0.25	0.25 0.75 2.5 - - 0.35	V
Output Voltage High VCC = 15 V (ISource = 200 mA) VCC = 15 V (ISource = 100 mA) VCC = 5.0 V (ISource = 100 mA)	Voн	_ 12.75 2.75	12.5 13.3 3.3	- - -	V
Rise Time Differential Output	t _r	-	100	-	ns
Fall Time Differential Output	t _f	_	100	_	ns


NOTES: 1. Supply current when output is high is typically 1.0 mA less. 2. Tested at $V_{CC} = 5.0 \text{ V}$ and $V_{CC} = 15 \text{ V}$ Monostable mode. 3. This will determine the maximum value of $R_A + R_B$ for 15 V operation. The maximum total $R = 20 \text{ m}\Omega$.


MC1455, B























Control Voltage Threshold Trigger Flip-Flop Output Comparator Comparator Vcc ○ 6.8 k ≩ | | ∮1.0 k 4.7 k 830 4.7 k 5.0 k Threshold O ₹ 7.0 k 3.9 k 10 k Output сb b 5.0 k Trigger ○ 220 Reset Reset ○ 100 k 5.0 k Discharge O Discharge 100

Figure 13. Representative Circuit Schematic

GENERAL OPERATION

The MC1455 is a monolithic timing circuit which uses an external resistor – capacitor network as its timing element. It can be used in both the monostable (one–shot) and astable modes with frequency and duty cycle controlled by the capacitor and resistor values. While the timing is dependent upon the external passive components, the monolithic circuit provides the starting circuit, voltage comparison and other functions needed for a complete timing circuit. Internal to the integrated circuit are two comparators, one for the input signal and the other for capacitor voltage; also a flip–flop and digital output are included. The comparator reference voltages are always a fixed ratio of the supply voltage thus providing output timing independent of supply voltage.

Monostable Mode

In the monostable mode, a capacitor and a single resistor are used for the timing network. Both the threshold terminal and the discharge transistor terminal are connected together in this mode (refer to circuit in Figure 14). When the input voltage to the trigger comparator falls below 1/3 V_{CC}, the comparator output triggers the flip—flop so that its output sets low. This turns the capacitor discharge transistor "off" and drives the digital output to the high state. This condition allows the capacitor to charge at an exponential rate which is set by the RC time constant. When the capacitor voltage reaches 2/3 V_{CC}, the threshold comparator resets the flip—flop. This action discharges the timing capacitor and returns the digital output to the low state. Once the flip—flop has been triggered by an input signal, it cannot be retriggered

until the present timing period has been completed. The time that the output is high is given by the equation $t=1.1\ R_A\ C$. Various combinations of R and C and their associated times are shown in Figure 16. The trigger pulse width must be less than the timing period.

A reset pin is provided to discharge the capacitor, thus interrupting the timing cycle. As long as the reset pin is low, the capacitor discharge transistor is turned "on" and prevents the capacitor from charging. While the reset voltage is applied the digital output will remain the same. The reset pin should be tied to the supply voltage when not in use.




Figure 14. Monostable Circuit

Figure 15. Monostable Waveforms





Figure 17. Astable Circuit



Astable Mode

In the astable mode the timer is connected so that it will retrigger itself and cause the capacitor voltage to oscillate between 1/3 V_{CC} and 2/3 V_{CC} . See Figure 17.

The external capacitor changes to $2/3~V_{CC}$ through R_A and R_B and discharges to $1/3~V_{CC}$ through R_B. By varying the ratio of these resistors the duty cycle can be varied. The charge and discharge times are independent of the supply voltage.

The charge time (output high) is given by:

$$t_1 = 0.695 (R_A + R_B) C$$

The discharge time (output low) is given by: $t_2 = 0.695 (R_B) C$

Thus the total period is given by:

$$T = t_1 + t_2 = 0.695 (R_A + 2R_B) C$$

The frequency of oscillation is then: $f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$

and may be easily found as shown in Figure 19.

The duty cycle is given by: DC =
$$\frac{R_B}{R_A + 2R_B}$$

To obtain the maximum duty cycle RA must be as small as possible; but it must also be large enough to limit the





Figure 18. Astable Waveforms




 $R_{A} = 5.1 \text{ k}\Omega$, C = 0.01 μF, R_L = 1.0 kΩ; R_B = 3.9 kΩ, V_{CC} = 15 V)

discharge current (Pin 7 current) within the maximum rating of the discharge transistor (200 mA).

The minimum value of RA is given by:

$$R_A \ge \frac{V_{CC} (Vdc)}{17 (A)} \ge \frac{V_{CC} (Vdc)}{0.2}$$

Figure 19. Free Running Frequency



MC1455, B

APPLICATIONS INFORMATION

Linear Voltage Ramp

In the monostable mode, the resistor can be replaced by a constant current source to provide a linear ramp voltage. The capacitor still charges from 0 V_{CC} to 2/3 V_{CC} . The linear ramp time is given by:

$$t = \frac{2}{3} \frac{VCC}{1}$$
, where $I = \frac{VCC - VB - VBE}{RE}$

If V_B is much larger than V_{BE} , then t can be made independent of V_{CC} .

Missing Pulse Detector

The timer can be used to produce an output when an input pulse fails to occur within the delay of the timer. To accomplish this, set the time delay to be slightly longer than the time between successive input pulses. The timing cycle is then continuously reset by the input pulse train until a change in frequency or a missing pulse allows completion of the timing cycle, causing a change in the output level.

Figure 20. Linear Voltage Sweep Circuit




Figure 21. Missing Pulse Detector






Figure 22. Linear Voltage Ramp Waveforms



(R $_{E}$ = 10 k $\Omega ,$ R2 = 100 k $\Omega ,$ R1 = 39 k $\Omega ,$ C = 0.01 $\mu F,$ V $_{CC}$ = 15 V)

Figure 23. Missing Pulse Detector Waveforms



 $(R_{\mbox{\scriptsize A}}=2.0~\mbox{\scriptsize k}\Omega,~R_{\mbox{\scriptsize L}}=1.0~\mbox{\scriptsize k}\Omega,~C=0.01~\mbox{\scriptsize \mu}\mbox{\scriptsize F},~V_{\mbox{\scriptsize CC}}=15~\mbox{\scriptsize V})$

Pulse Width Modulation

If the timer is triggered with a continuous pulse train in the monstable mode of operation, the charge time of the capacitor can be varied by changing the control voltage at Pin 5. In this manner, the output pulse width can be modulated by applying a modulating signal that controls the threshold voltage.

Figure 24. Pulse Width Modulator





Figure 25. Pulse Width Modulation Waveforms




t = 0.5 ms/cm(RA = 10 k Ω , C = 0.02 μ F, V_{CC} = 15 V)


Test Sequences

Several timers can be connected to drive each other for sequential timing. An example is shown in Figure 26 where the sequence is started by triggering the first timer which runs for 10 ms. The output then switches low momentarily and starts the second timer which runs for 50 ms and so forth.

Figure 26. Sequential Timer



OUTLINE DIMENSIONS




- NOTES:

 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
 2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).

 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.40	10.16	0.370	0.400	
В	6.10	6.60	0.240	0.260	
С	3.94	4.45	0.155	0.175	
D	0.38	0.51	0.015	0.020	
F	1.02	1.78	0.040	0.070	
G	2.54 BSC		0.100 BSC		
Н	0.76	1.27	0.030	0.050	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300 BSC		
M		10°		10°	
N	0.76	1.01	0.030	0.040	



NOTES:

- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED BURD.
- 4. MAXIMUM MOLLD PROTRUSION 0.15 (0.000)
 PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.196
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
7	0.18	0.25	0.007	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

8X D $|\Phi|$

0.25 (0.010) M T B S A S

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and intended or unauthorized trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC1455/D