MC10EP016

8-BIT SYNCHRONOUS BINARY UP COUNTER



Product Preview 8-Bit Synchronous Binary Up Counter

- 1.3GHz Min Count Frequency
- PECL mode: 3.0V to 5.5V V_{CC} with $V_{EE} = 0V$
- ECL mode: 0V V_{CC} with $V_{EE} = -3.0V$ to -5.5V
- 550ps CLK to Q, $\overline{\text{TC}}$
- Internal TC Feedback (Gated)
- 8–Bit
- Fully Synchronous Counting and TC Generation
- Asynchronous Master Reset
- + Q Output will default LOW with inputs open or at $V_{\mbox{\scriptsize EE}}$
- 75kΩ Pulldown Resistors
- ESD Protection: >4KV HBM, >200V MM
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = TBD devices

The MC10EP016 is a high–speed synchronous, presettable, cascadeable 8–bit binary counter. Architecture and operation are the same as the MC10E016 in the ECLinPS[™] family.

The counter features internal feedback to $\overline{\text{TC}}$ gated by the TCLD (Terminal Count Load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pulldowns), the $\overline{\text{TC}}$ feedback is disabled, and counting proceeds continuously, with $\overline{\text{TC}}$ going LOW to indicate an all-one state. When TCLD is HIGH, the $\overline{\text{TC}}$ feedback causes the counter to automatically reload upon $\overline{\text{TC}}$ = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.





ECLinPS Plus[™] MC10EP016

PIN NAMES

PIN	FUNCTION
P0 – P7 Q0 – Q7 CE PE MR CLK TC TCLD	Parallel Data (Preset) Inputs Data Outputs Count Enable Control Input Parallel Load Enable Control Input Master Reset Clock Terminal Count Output TC-Load Control Input

FUNCTION TABLES

X L X L Z Load Parallel (Pn to Qn)	CE	PE	TCLD	MR	CLK	FUNCTION
LHLLZContinuous CountLHHLZCount; Load Parallel on \overline{TC} = LCHHXLZHoldXXXLZZMasters Respond, Slaves HoldXXXHXReset (Qn : = LOW, \overline{TC} : = HIGF	X L H X X	L H H X X	X L H X X X	L L L H	Z Z Z ZZ X	Load Parallel (Pn to Qn) Continuous Count Count; Load Parallel on \overline{TC} = LOW Hold Masters Respond, Slaves Hold Reset (Qn : = LOW, \overline{TC} : = HIGH)

ZZ = Clock Pulse (High-to-Low) Z = Clock Pulse (Low-to-High)

FUNCTION TABLE

Function	PE	CE	MR	TCLD	CLK	P7-P4	P3	P2	P1	P0	Q7–Q4	Q3	Q2	Q1	Q0	тс
Load Count	L H H H	X L L L	L L L L	X L L L	Z Z Z Z Z	H X X X X	H X X X X	H X X X X	L X X X X	L X X X X	H H H L	H H H L	H H H L	L L H L	L H L H	H H H L H
Load Hold	L H H	X H H	L L L	X X X	Z Z Z	H X X	H X X	H X X	L X X	L X X	H H H	H H H	H H H	L L L	L L L	H H H
Load on Terminal Count	ттттт	L L L L		HHHH	Z Z Z Z Z Z	нтттт	L L L L	ΤΙΤΙΙ	ΤΤΤΤΤ	L L L L	нтттт	H H L L H	H H H H L		H L H L H L	エエーエエエ
Reset	х	Х	н	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	Н





MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
V _{EE}	Power Supply ($V_{CC} = 0V$)		-6.0 to 0	VDC
VCC	Power Supply (V _{EE} = 0V)	6.0 to 0	VDC	
VI	Input Voltage (V _{CC} = 0V, V _I not more negativ	e than VEE)	-6.0 to 0	VDC
VI	Input Voltage (VEE = 0V, VI not more positive	e than V _{CC})	6.0 to 0	VDC
lout	Output Current	Continuous Surge	50 100	mA
Т _А	Operating Temperature Range		-40 to +85	°C
T _{stg}	Storage Temperature		–65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient)	Still Air 500lfpm	130 TBD	°C/W
θJC	Thermal Resistance (Junction-to-Case)		TBD	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C	desired)	265	°C

* Maximum Ratings are those values beyond which damage to the device may occur.

ECLinPS Plus[™] MC10EP016

DC CHARACTERISTICS	, ECL/LVECL	(VCC = 0V; VEE =	-5.5V to -	-3.0V) (Note 3.)
--------------------	-------------	------------------	------------	------------------

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 1.)									150	mA
Vон	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
IН	Input HIGH Current			150			150			150	μΑ
١L	Input LOW Current	0.5			0.5			0.5			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

1. $V_{CC} = 0V$, $V_{EE} = V_{EEmin}$ to V_{EEmax} , all other pins floating. 2. All loading with 50 ohms to V_{CC} -2.0 volts. 3. Input and output parameters vary 1:1 with V_{CC} .

DC CHARACTERISTICS, LVPECL (V_{CC} = $3.3V \pm 0.3V$, V_{EE} = 0V) (Note 6.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 4.)									150	mA
^V ОН	Output HIGH Voltage (Note 5.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 5.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
ЧΗ	Input HIGH Current			150			150			150	μΑ
ЧL	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained. 4. $V_{CC} = 3.3V$, $V_{EE} = 0V$, all other pins floating.

5. All loading with 50 ohms to V_{CC} -2.0 volts. 6. Input and output parameters vary 1:1 with V_{CC} .

6		-			-						-
		_40°C				25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 7.)									150	mA
VOH	Output HIGH Voltage (Note 8.)	3865	3940	4115	3930	4055	4180	3990	4115	4240	mV
VOL	Output LOW Voltage (Note 8.)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
VIH	Input HIGH Voltage Single Ended	3790		4115	3855		4180	3915		4240	mV
VIL	Input LOW Voltage Single Ended	3065		3390	3130		3455	3190		3515	mV
IН	Input HIGH Current			150			150			150	μÂ
١L	Input LOW Current	0.5			0.5			0.5			μA

DC CHARACTERISTICS, PECL ($V_{CC} = 5.0V \pm 0.5V$, $V_{FF} = 0V$) (Note 9.)

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

7. $V_{CC} = 5.0$ V, $V_{EE} = 0$ V, all other pins floating. 8. All loading with 50 ohms to V_{CC} -2.0 volts. 9. Input and output parameters vary 1:1 with V_{CC} .

r			4000			0.0			0500			0500		
			–40°C			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Unit
^f COUNT	Maximum Count Frequency (Note 10.)		TBD			TBD			1.3			TBD		GHz
^t PLH ^t PHL	Propagation Delay CLK -> Q MR -> Q CLK -> TCb MR -> TCb		TBD TBD TBD TBD			TBD TBD TBD TBD			500 550 550 550			TBD TBD TBD TBD		ps
ts	Setup Time Pn CEb PEb TCLD		TBD TBD TBD TBD			TBD TBD TBD TBD			TBD TBD TBD TBD			TBD TBD TBD TBD		ps
tΗ	Hold Time Pn CEb PEb TCLD		TBD TBD TBD TBD			TBD TBD TBD TBD			TBD TBD TBD TBD			TBD TBD TBD TBD		ps
^t RR	Reset Recovery Time		TBD			TBD			TBD			TBD		ps
^t PW	Minimum Pulse Width CLK, MR		TBD			TBD			300			TBD		ps
t _r t _f	Output Rise/ Fall Times (20% – 80%)		TBD			TBD			165			TBD		ps

AC CHARACTERISTICS (V_{EE} = -3.6V to -3.0; V_{CC} = GND)

10. fmax specified to 1.3GHz with reduced output swing.

8-BIT BINARY COUNTER LOGIC DIAGRAM



Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation delays as many gate functions are achieved internally without incurring a full gate delay.



Applications Information

Cascading Multiple EP016 Devices

For applications which call for larger than 8-bit counters multiple EP016s can be tied together to achieve very wide bit width counters. The active low terminal count (TC) output and count enable input (\overline{CE}) greatly facilitate the cascading of EP016 devices. Two EP016s can be cascaded without the need for external gating, however for counters wider than 16 bits external OR gates are necessary for cascade implementations.

Figure 1 below pictorially illustrates the cascading of 4 EP016s to build a 32-bit high frequency counter. Note the EP01 gates used to OR the terminal count outputs of the lower order EP016s to control the counting operation of the higher order bits. When the terminal count of the preceding device (or devices) goes low (the counter reaches an all 1s state) the more significant EP016 is set in its count mode and will count one binary digit upon the next positive clock transition. In addition, the preceding devices will also count one bit thus sending their terminal count outputs back to a high state disabling the count operation of the more significant counters and placing them back into hold modes. Therefore, for an EP016 in the chain to count, all of the lower order terminal count outputs must be in the low state. The bit width of the counter can be increased or decreased by simply adding or subtracting EP016 devices from Figure 1 and maintaining the logic pattern illustrated in the same figure.

The maximum frequency of operation for the cascaded counter chain is set by the propagation delay of the $\overline{\text{TC}}$ output and the necessary setup time of the $\overline{\text{CE}}$ input and the propagation delay through the OR gate controlling it (for 16-bit counters the limitation is only the $\overline{\text{TC}}$ propagation delay and the $\overline{\text{CE}}$ setup time). Figure 1 shows EP01 gates used to control the count enable inputs, however, if the frequency of operation is lower a slower, LVECL OR gate can be used. Using the worst case guarantees for these parameters from the ECLinPS data book, the maximum count frequency for a greater than 16-bit counter is TBD and that for a 16-bit counter is TBD.



Figure 1. 32-Bit Cascaded E016 Counter

Applications Information (continued)

Note that this assumes the trace delay between the $\overline{\text{TC}}$ outputs and the $\overline{\text{CE}}$ inputs are negligible. If this is not the case estimates of these delays need to be added to the calculations.

Programmable Divider

The EP016 has been designed with a control pin which makes it ideal for use as an 8-bit programmable divider. The TCLD pin (load on terminal count) when asserted reloads the data present at the parallel input pin (Pn's) upon reaching terminal count (an all 1s state on the outputs). Because this feedback is built internal to the chip, the programmable division operation will run at very nearly the same frequency as the maximum counting frequency of the device. Figure 2 below illustrates the input conditions necessary for utilizing the EP016 as a programmable divider set up to divide by 113.



Figure 2. Mod 2 to 256 Programmable Divider

To determine what value to load into the device to accomplish the desired division, the designer simply subtracts the binary equivalent of the desired divide ratio from the binary value for 256. As an example for a divide ratio of 113:

where:

P0 = LSB and P7 = MSB

Forcing this input condition as per the setup in Figure 2 will result in the waveforms of Figure 3. Note that the $\overline{\text{TC}}$ output is used as the divide output and the pulse duration is equal to a

Table 1. Preset Values for Various Divide Ratios

Divide			Pr	eset D	ata Inp	outs		
Ratio	P7	P6	P5	P4	P3	P2	P1	P0
2	Н	Н	Н	Н	Н	Н	Н	L
3	н	н	н	н	н	н	L	н
4	н	Н	н	н	н	н	L	L
5	н	Н	Н	Н	Н	L	Н	н
•	•	•	•	•	•	•	•	•
•	•	٠	٠	٠	٠	٠	•	•
112	н	L	L	н	L	L	L	L
113	н	L	L	L	н	н	н	н
114	н	L	L	L	Н	Н	Н	L
•	•	•	٠	•	٠	•	•	•
•	•	•	•	•	•	•	•	•
254	L	L	L	L	L	L	н	L
255	L	L	L	L	L	L	L	н
256	L	L	L	L	L	L	L	L

full clock period. For even divide ratios, twice the desired divide ratio can be loaded into the EP016 and the $\overline{\text{TC}}$ output can feed the clock input of a toggle flip flop to create a signal divided as desired with a 50% duty cycle.

A single EP016 can be used to divide by any ratio from 2 to 256 inclusive. If divide ratios of greater than 256 are needed multiple EP016s can be cascaded in a manner similar to that already discussed. When EP016s are cascaded to build larger dividers the TCLD pin will no longer provide a means for loading on terminal count. Because one does not want to reload the counters until all of the devices in the chain have reached terminal count, external gating of the TC pins must be used for multiple EP016 divider chains.







Applications Information (continued)



Figure 4 shows a typical block diagram of a 32-bit divider chain. Once again to maximize the frequency of operation EP01 OR gates were used. For lower frequency applications a slower OR gate could replace the EP01. Note that for a 16-bit divider the OR function feeding the \overline{PE} (program enable) input CANNOT be replaced by a wire OR tie as the \overline{TC} output of the least significant EP016. If the two \overline{TC} outputs were OR tied the cascaded count operation would not operate properly. Because in the cascaded form the \overline{PE} feedback is external and requires external gating, the maximum frequency of operation will be significantly less than the same operation in a single device.

Maximizing EP016 Count Frequency

The EP016 device produces 9 fast transitioning single ended outputs, thus V_{CC} noise can become significant in situations where all of the outputs switch simultaneously in the same direction. This VCC noise can negatively impact the maximum frequency of operation of the device. Since the device does not need to have the Q outputs terminated to count properly, it is recommended that if the outputs are not going to be used in the rest of the system they should be left unterminated. In addition, if only a subset of the Q outputs are used in the system only those outputs should be terminated. Not terminating the unused outputs will not only cut down the VCC noise generated but will also save in total system power dissipation. Following these guidelines will allow designers to either be more aggressive in their designs or provide them with an extra margin to the published data book specifications.

OUTLINE DIMENSIONS FA SUFFIX LQFP PACKAGE CASE 873A-02 **ISSUE A**









SECTION AE-AE



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 Y14.300, 1992.
CONTROLLING DIMENSION: MILLIMETER.
DATUM PLANE –AB– IS LOCATED AT BOTTOM
OF LEAD AND IS COINCIDENT WITH THE LEAD
WHERE THE LEAD EXITS THE PLASTIC BODY AT 2. 3.

WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-. 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-. 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATI MP LAME -AB-.

DETERMINED AT DATUM PLANE -AB-. 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED

0.520 (0.020). 8. MINIMUM SOLDER PLATE THICKNESS SHALL

BE 0.0076 (0.0003). BE XACT SHAPE OF EACH CORNER MAY VARY 9. FROM DEPICTION

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	7.000	BSC	0.276	BSC			
A1	3.500	BSC	0.138 BSC				
В	7.000	BSC	0.276	BSC			
B1	3.500	BSC	0.138	BSC			
С	1.400	1.600	0.055	0.063			
D	0.300	0.450	0.012	0.018			
Е	1.350	1.450	0.053	0.057			
F	0.300	0.400	0.012	0.016			
G	0.800	BSC	0.031 BSC				
Н	0.050	0.150	0.002	0.006			
J	0.090	0.200	0.004	0.008			
K	0.500	0.700	0.020	0.028			
Μ	12°	REF	12° REF				
N	0.090	0.160	0.004 0.006				
Р	0.400	BSC	0.016	BSC			
Q	1°	5°	1°	5°			
R	0.150	0.250	0.006	0.010			
S	9.000	BSC	0.354	BSC			
S1	4.500	BSC	0.177	BSC			
V	9.000	BSC	0.354	BSC			
V1	4.500	BSC	0.177 BSC				
W	0.200	REF	0.008 REF				
X	1.000	REF	0.039	REF			

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/



Mfax is a trademark of Motorola, Inc.

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, - US & Canada ONLY 1-800-774-1848 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26629298