

MNLM6165-X REV 2A1

Original Creation Date: 08/03/95

Last Update Date: 06/17/98

Last Major Revision Date: 05/27/98

HIGH SPEED OPERATIONAL AMPLIFIER
General Description

The LM6165 high-speed amplifier exhibits an excellent speed-power product in delivering 300 V/uS and 725 MHz GBW (stable down to gains as low as +25) with only 5 mA of supply current. Further, power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

This amplifier is built with National's VIP[™] (Vertically Integrated PNP) proces which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Industry Part Number

LM6165

NS Part Numbers

LM6165J-QMLV*
LM6165J/883**
LM6165WG-QMLV***
LM6165WG/883****

Prime Die

LM6165B

Controlling Document

See Features Page

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- High slew rate 300 V/uS
- High GBW product 725MHz
- Low supply current 5mA
- Fast settling 80nS to 0.1%
- Low differential gain <0.1%
- Low differential phase <0.1 degrees
- Wide supply range 4.75V to 32V
- Stable with unlimited capacitive load
- SMD : 5962-8962501VPA*, PA**, VXA***, XA****

Applications

- Video amplifier
- Wide-bandwidth signal conditioning
- Radar
- Sonar

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage (V+ - V-)	36V
Differential Input Voltage Range (Note 4)	±8V
Common-Mode Voltage Range (Note 6)	(V+ - 0.7V) to (V- - 7V)
Output Short Circuit to Gnd (Note 3)	Continuous
Power Dissipation (Note 2)	400mW
Soldering Information (Soldering, 10 seconds)	260 C
Storage Temperature Range	-65 C to +150 C
Maximum Junction Temperature	150 C
Thermal Resistance	
ThetaJA	
CERDIP (Still Air)	113 C/W
(500LF/Min Air flow)	51 C/W
CERAMIC SOIC (Still Air)	228 C/W
(500LF/Min Air flow)	140 C/W
ThetaJC	
CERDIP	21 C/W
CERAMIC SOIC	21 C/W
Package Weight (Typical)	
CERDIP	TBD
CERAMIC SOIC	220mg
ESD Tolerance (Note 4, 5)	±500V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax - (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150 C.

Note 4: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vio, Ios, and Noise).

Note 5: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100pF in series with 1500 Ohms.

Note 6: The voltage between V+ and either input pin must not exceed 36V.

Recommended Operating Conditions

(Note 1)

Temperature Range

$-55\text{ }^{\circ}\text{C} \leq T_A \leq +125\text{ }^{\circ}\text{C}$

Supply Voltage Range

4.75V to 32V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_{cc} = \pm 15V$, $V_{cm} = 0V$, $R_l \geq 100K$ Ohms, $R_s = 10K$ Ohms.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage				-3	3	mV	1
					-4	4	mV	2, 3
Iib	Input Bias Current				-3	3	uA	1
					-6	6	uA	2, 3
Iio	Input Offset Current				-350	350	nA	1
					-800	800	nA	2, 3
+Vcmr	Positive Common-Mode Voltage Range	$V_{cc} = \pm 15V$			13.9		V	1
		$V_{cc} = \pm 15V$			13.8		V	2, 3
		$V_{cc} = +5V$	2		3.9		V	1
			2		3.8		V	2, 3
-Vcmr	Negative Common-Mode Voltage Range	$V_{cc} = \pm 15V$				-13.4	V	1
		$V_{cc} = \pm 15V$				-13.2	V	2, 3
		$V_{cc} = +5V$	2			1.6	V	1
			2			1.8	V	2, 3
CMRR	Common-Mode Rejection Ratio	$-13.4V \leq V_{cm} \leq 13.9V$			88		dB	1
		$-13.2V \leq V_{cm} \leq 13.8V$			82		dB	2, 3
PSRR	Power Supply Rejection Ratio	$\pm 10V \leq V_{cc} \leq \pm 16V$			88		dB	1
		$\pm 10V \leq V_{cc} \leq \pm 16V$			82		dB	2, 3
Ios	Output Short Circuit Current	Source				-30	mA	1
						-20	mA	2, 3
		Sink			30		mA	1
					20		mA	2, 3
Icc	Supply Current					6.5	mA	1
						6.8	mA	2, 3
Avs	Large Signal Voltage Gain	$V_{out} = \pm 10V$, $R_l = 2K$ Ohms	1		7.5		V/mV	1
		$V_{out} = \pm 10V$, $R_l = 2K$ Ohms	1		5.0		V/mV	2, 3
+Vop	Positive Voltage Swing	$V_{cc} = \pm 15V$, $R_l = 2K$ Ohms			13.5		V	1
		$V_{cc} = \pm 15V$, $R_l = 2K$ Ohms			13.3		V	2, 3
		$V_{cc} = +5V$, $R_l = 2K$ Ohms			3.5		V	1
					3.3		V	2, 3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K \text{ Ohms}$, $R_S = 10K \text{ Ohms}$.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
-Vop	Negative Voltage Swing	$V_{CC} = \pm 15V$, $R_L = 2K \text{ Ohms}$				-13.0	V	1
		$V_{CC} = \pm 15V$, $R_L = 2K \text{ Ohms}$				-12.7	V	2, 3
		$V_{CC} = +5V$, $R_L = 2K \text{ Ohms}$				1.7	V	1
						2.0	V	2, 3

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K \text{ Ohms}$, $R_S = 10K \text{ Ohms}$.

Gbw	Gain Bandwidth Product	$f = 20MHz$			575		MHz	4
					350		MHz	5, 6
+Sr	Slew Rate	Output step = -10V to +10V, $A_v = +25$, $V_{in} = 0.8V \text{ step}$			200		V/uS	4
					180		V/uS	5, 6
-Sr	Slew Rate	Output step = +10V to -10V, $A_v = +25$, $V_{in} = 0.8V \text{ step}$			200		V/uS	4
					180		V/uS	5, 6
ts	Setting Time	10V step to 0.1% , $A_v = -25$, $R_L = 2K \text{ Ohms}$				250	nS	9
						275	nS	10, 11

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{CC} = \pm 15V$, $V_{CM} = 0V$, $R_L \geq 100K \text{ Ohms}$, $R_S = 10K \text{ Ohms}$. "Delta calculations performed on QMLV devices at Group B, Subgroup 5 ONLY"

Vio	Input Offset Voltage				-0.6	+0.6	mV	1
Iib	Input Bias Current				-0.5	+0.5	uA	1
Iio	Input Offset Current				-35	+35	nA	1
CMRR	Common-Mode Rejection Ratio	$-13.4V \leq V_{CM} \leq 13.9V$			-5	+5	dB	1

Note 1: Voltage gain is the total output swing (20V) divided by the signal required to produce that swing.

Note 2: For single supply operation, the following conditions apply: $V_+ = 5V$, $V_- = 0V$, $V_{CM} = 2.5V$, $V_{out} = 2.5V$. Vio adjust pins are each connected to V_- to realize maximum output swing. This connection will degrade Vio.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
05885HRA4	CERDIP (J), 8 LEAD (B/I CKT)
06190HRA3	CERPACK (W, WG), 10LD (B/I CKT)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000249A	CERDIP (J), 8 LEAD (PINOUT)
P000260A	CERAMIC SOIC (WG), 10 LEAD (PINOUT)
WG10ARC	CERAMIC SOIC (WG), 10 LEAD (P/P DWG)

See attached graphics following this page.



LM6165J

8 - LEAD DIP


CONNECTION DIAGRAM

TOP VIEW

P000249A



National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050



LM6165WG
10 - LEAD CERAMIC SOIC
CONNECTION DIAGRAM
TOP VIEW
P000260A



National Semiconductor™

MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050

Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A1	M0002854	06/17/98	Barbara Lopez	Update MDS: MNL6165-X Rev. 0A0 to MNL6165-X Rev. 1A1. Deleted E and W-SMD ID. Added WG ID. Added SMD number for WG package. Added WG package to thermal resistance, updated note 6, deleted note 7, added power dissipation limit and package weights to Absolute section. Updated Subgroups to match SMD, added note 2 to Electrical section. Added MKT, Burn-In CKT and Pinouts for all packages.
2A1	M0002907	06/17/98	Rose Malone	Updated MDS: MNL6165-X, Rev. 1A1 to MNL6165-X, Rev. 2A1. Package Weight for Ceramic SOIC, Drift Section and QMLV reference. Arranged SMD references in Features section to match Main Table. Removed CERPACK references for low sales volume.