

MNLM2991-X REV 0D1

Original Creation Date: 09/06/95

Last Update Date: 12/15/98

Last Major Revision Date: 09/06/95

NEGATIVE LOW DROPOUT ADJUSTABLE REGULATOR

General Description

The LM2991 is a low dropout adjustable negative regulator with a output voltage range between -2V to -25V. The LM2991 provides up to 1A of load current and features a $\overline{\text{ON}}$ /Off pin for remote shutdown capability.

The LM2991 uses new circuit design techniques to provide a low dropout voltage, low quiescent current and low temperature coefficient precision reference. The dropout voltage at 1A load current is typically 0.6V and a guaranteed worst-case maximum of 1V over the entire operating temperature range. The quiescent current is typically 1mA with a 1A load current and an input-output voltage differential greater than 3V. A unique circuit design of the internal bias supply limits the quiescent current to only 9mA (typical) when the regulator is in the dropout mode ($V_{\text{out}} - V_{\text{in}} \leq 3\text{V}$).

The LM2991 is short-circuit proof, and thermal shutdown includes hysteresis to enhance the reliability of the device when inadvertently overloaded for extended periods.

Industry Part Number

LM2991

NS Part Numbers

LM2991J-QML*
LM2991J-QMLV**
LM2991WG-QML***

Prime Die

LM2991

Controlling Document

See Features Page

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Output voltage adjustable from -2V to -25V
- Output current in excess of 1A
- Dropout voltage typically 0.6V at 1A load
- Low quiescent current
- Internal short circuit current limit
- Internal thermal shutdown with hysteresis
- TTL, CMOS compatible $\overline{\text{ON}}$ /OFF switch
- Functional complement to the LM2941 series
- SMD : 5962-9650501QEA*, VEA**, QXA***

Applications

- Post switcher regulator
- Local, on-card, regulation
- Battery operated equipment

(Absolute Maximum Ratings)

(Note 1)

Input Voltage	-26V to +0.3V
Power Dissipation (Note 2, 3)	Internally Limited
Operating Temperature Range (Tj)	-55 C to +125 C
Maximum Junction Temperature (Tjmax)	150 C
Storage Temperature Range	-65 C to +150 C
Thermal Resistance (Note 3)	
ThetaJA	
CERAMIC DIP	(Still Air @ 0.5 C/W) 75 C/W
	(500LF/Min Air flow @ 0.5 C/W) 35 C/W
CERAMIC SOIC	(Still Air @ 0.5 C/W) 119 C/W
	(500LF/Min Air flow @ 0.5 C/W) 73 C/W
ThetaJC	
CERAMIC DIP	5 C/W
CERAMIC SOIC	3 C/W
Package Weight (Typical)	TBD
Lead Temperature (Soldering, 10 seconds)	260 C
ESD Susceptibility (Note 4)	1.5kV

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specification apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. If this dissipation is exceeded, the die temperature will rise above 125 C and the LM2991 will go into thermal shutdown.

Note 3: The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using junction-to-ambient, rather than junction-to-case, thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out of the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package base. The stated junction-to-case thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.

Note 4: Human body model, 100pF discharge through a 1.5K Ohms resistor.

Recommended Operating Conditions

(Note 1)

Maximum Input Voltage (Operational)

-26V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{in} = -10V$, $V_o = -3V$, $I_o = 1A$, $C_o = 47\mu F$, $R_l = 2.7K$, $T_j = 25^\circ C$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V _{ref}	Reference Voltage	$5mA \leq I_o \leq 1A$			-1.234	-1.186	V	1
		$5mA \leq I_o \leq 1A$, $V_o - 1V \geq V_{in} \geq -26V$			-1.27	-1.15	V	2, 3
V _{out}	Output Voltage Range					-3	V	1
		$V_{in} = -26V$			-24		V	1
					+25		V	2, 3
V _{RLN}	Line Regulation	$I_o = 5mA$, $V_o - 1V \geq V_{in} \geq -26V$			-26	+26	mV	1, 2, 3
V _{RLD}	Load Regulation	$50mA \leq I_o \leq 1A$			-12	+12	mV	1
		$50mA \leq I_o \leq 1A$			-15	+15	mV	2, 3
V _{DO}	Dropout Voltage	$I_o = 0.1A$, $\Delta V_o \leq 100mV$				0.2	V	1
		$I_o = 0.1A$, $\Delta V_o \leq 100mV$				0.3	V	2, 3
		$I_o = 1A$, $\Delta V_o \leq 100mV$				0.8	V	1
		$I_o = 1A$, $\Delta V_o \leq 100mV$				1	V	2, 3
I _q	Quiescent Current	$I_o \leq 1A$				5	mA	1, 2, 3
	Dropout Quiescent Current	$V_{in} = V_o$, $I_o \leq 1A$				50	mA	1, 2, 3
R _R	Ripple Rejection	$V_{ripple} = 1V_{rms}$, $F_{ripple} = 1KHz$, $I_o = 5mA$			50		dB	1
V _{ON}	Output Noise	10Hz - 100KHz, $I_o = 5mA$				450	uV	1
						500	uV	2, 3
	\overline{ON}/OFF Input Voltage	(V _{out} :ON)				0.8	V	1, 2, 3
	\overline{ON}/OFF Input Voltage	(V _{out} :OFF)			2.4		V	1, 2, 3
	\overline{ON}/OFF Input Current	$V_{\overline{ON}/OFF} = 0.8V$ (V _{out} :ON)				10	uA	1
	\overline{ON}/OFF Input Current	$V_{\overline{ON}/OFF} = 0.8V$ (V _{out} :ON)				25	uA	2, 3
	\overline{ON}/OFF Input Current	$V_{\overline{ON}/OFF} = 2.4V$ (V _{out} :OFF)				100	uA	1
	\overline{ON}/OFF Input Current	$V_{\overline{ON}/OFF} = 2.4V$ (V _{out} :OFF)				150	uA	2, 3
I _l	Output Leakage Current	$V_{in} = -26V$, $V_{\overline{ON}/OFF} = 2.4V$, $V_{out} = 0V$				250	uA	1
		$V_{in} = -26V$, $V_{\overline{ON}/OFF} = 2.4V$, $V_{out} = 0V$				300	uA	2, 3

Electrical Characteristics

DC PARAMETERS(Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_{in} = -10V$, $V_o = -3V$, $I_o = 1A$, $C_o = 47\mu F$, $R_l = 2.7K$, $T_j = 25^\circ C$



SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I Limit	Current Limit	$V_{out} = 0V$			1.5	2.5	A	1
					1.0	4.0	A	2, 3

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
06323HRB3	CERDIP (J), 16 LEAD (B/I CKT)
06349HRA2	CERPACK (W), 16 LEAD (B/I CKT)
J16ARL	CERDIP (J), 16 LEAD (P/P DWG)
P000384A	CERAMIC SOIC (WG), 16 LEAD (PINOUT)
P000388A	CERDIP (J), 16 LEAD (PINOUT)
WG16ARC	CERAMIC SOIC (WG), 16 LEAD (P/P DWG)

See attached graphics following this page.

R E V I S I O N S			
LTR	DESCRIPTION	E.C.N.	DATE
L	REVISE PER CURRENT STD; REDRAW	09996	09/15/93
			TL/



MIL/AERO


CONFIGURATION CONTROL

MIL-M-38510

CONFIGURATION CONTROL

CONTROLLING DIMENSION: INCH			
APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DRAWN LEQUANG	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090	
DFTG. CHK.		CERDIP (J) , 16 LEAD	
ENGR. CHK.			
APPROVAL			
 PROJECTION INCH [MM]	SCALE	SIZE	DRAWING NUMBER
	N/A	B	MKT-J16A
DO NOT SCALE DRAWING		SHEET	OF
		1	1

- NOTES: UNLESS OTHERWISE SPECIFIED
- LEAD FINISH TO BE 200 MICRONS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
 - JEDEC REGISTRATION M0-036, VARIATION AD, DATED 04/1981.




LM2991WG
16 - LEAD CERAMIC SOIC
CONNECTION DIAGRAM
TOP VIEW
P000384A



National Semiconductor™

MIL/AEROSPACE OPERATIONS
 2900 SEMICONDUCTOR DRIVE
 SANTA CLARA, CA 95050



LM2991J

16 - LEAD DIP

CONNECTION DIAGRAM


TOP VIEW

P000388A



National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
A	RELEASE TO DOCUMENT CONTROL	11376	02/29/1996
B	LD PITCH TOL WAS $\pm .005$; CHANGE LD RADIUS TO REF DIM; REMOVE THE OTHER R .006 $\pm .002$; DIM .040 $\pm .003$ WAS .037 $\pm .003$	11443	04/19/1996
C	R .015(0.38) WAS R .006(0.15)	11840	10/08/1997



NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-PRF-38535 TO A MINIMUM THICKNESS OF 200 MICRONS/ 5.08 MICROMETERS. SOLDER MAY BE APPLIED OVER LEAD BASE METAL OR Sn PLATE. MAXIMUM LIMIT MAY BE INCREASED BY .003 IN/ 0.08mm AFTER LEAD FINISH APPLIED.
- LEAD 1 IDENTIFICATION SHALL BE:
 - A NOTCH OR OTHER MARK WITHIN THIS AREA
 - A TAB ON LEAD 1, EITHER SIDE
- NO JEDEC REGISTRATION AS OF FEBRUARY 1996.

MIL-PRF-38535 CONFIGURATION CONTROL

APPROVALS	DATE	SCALE	SIZE	DRAWING NUMBER	REV
DESIGN MARTY SUCHY	02/29/96	N/A	C	(SC)MKT-WG16A	C
ENGINEER CHK.					
TESTER CHK.					
<p>PROJECTION</p> <p>1" = 1"</p>					
<p>DO NOT SCALE DRAWING</p>					

National Semiconductor
2000 Semiconductor Dr., Santa Clara, CA 95052-8000

**CERPACK,
16 LEAD,
GULL WING**

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0B0	M0001490	05/19/98	Barbara Lopez	Changed: MNLM2991-X Rev. 0A0 to MNLM2991-X Rev. 0B0. Added power dissipation note for Aluminum Nitride package.
0C1	M0002862	12/15/98	Barbara Lopez	Updated MDS: MNLM2991-X Rev. 0B0 to MNLM2991-X Rev. 0C1. Added WG package to MDS. Updated B/I CKT and Pinout for J package. Added WG package graphics. Added Package Weight to Absolute section.
0D1	M0003138	12/15/98	Rose Malone	Update MDS: MNLM2991-X, Rev. 0C1 to MNLM2991-X, Rev. 0D1.