

MNLM193A-X REV 1A2

 Original Creation Date: 05/18/95
 Last Update Date: 08/24/98
 Last Major Revision Date: 09/02/97

LOW POWER LOW OFFSET VOLTAGE DUAL COMPARATORS
General Description

The LM193A consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM193A was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193A will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

Industry Part Number

LM193A

Prime Die

LM193A

NS Part Numbers

 LM193AH-QMLV**
 LM193AH/883*
 LM193AJ-QMLV***
 LM193AJ/883****

Controlling Document

See Features Page

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description Temp (°C)

1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Wide supply
 - Voltage range 2.0Vdc to 36Vdc
 - Single or dual supplies ± 1.0 Vdc to ± 18 Vdc
- Very low supply current drain (0.4mA)
independent of supply voltage
- Low input biasing current 25nA Typ
- Low input offset current ± 3 nA Typ
- Input common-mode voltage range
includes ground
- Differential input voltage range
equal to the power supply voltage
- Low output saturation voltage 250mV at 4mA Typ
- Output voltage compatible with TTL,
DTL, ECL, MOS and CMOS logic systems
- SMD : 5962-9452602MGA*, VGA**, VPA***, MPA****

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage, V+	36Vdc or ±18Vdc
Differential Input Voltage (Note 6)	36Vdc
Input Voltage	-0.3Vdc to +36Vdc
Input Current (Vin < -0.3 Vdc) (Note 5)	50mA
Maximum Junction Temperature	150 C
Power Dissipation (Note 2, 3)	
METAL CAN	660mW
CERDIP	780mW
Output Short-Circuit to Gnd (Note 4)	Continuous
Operating Temperature Range	-55 C to +125 C
Thermal Resistance	
ThetaJA	
METAL CAN (Still Air)	174 C/W
(500LF/Min Air flow)	99 C/W
CERDIP (Still Air)	146 C/W
(500LF/Min Air flow)	85 C/W
ThetaJC	
METAL CAN	44 C/W
CERDIP	33 C/W
Lead Temperature (Soldering, 10 seconds)	+260 C
ESD Tolerance (Note 7)	500V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The LM193A must be derated based on a 150 C maximum junction temperature. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (PD ≤ 100mW), provided the output transistors are allowed to saturate.

Note 4: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of V+.

(Continued)

- Note 5: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3Vdc.
- Note 6: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3Vdc (or 0.3Vdc below the magnitude of the negative power supply, if used).
- Note 7: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_+ = 5V$, $V_{cm} = 0$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Icc	Supply Current	$R_l = \text{Infinity}$				1.0	mA	1, 2, 3
		$V_+ = 36V$, $R_l = \text{Infinity}$				2.5	mA	1, 2, 3
Icex	Output Leakage Current	$V_+ = 30V$, $V_{in+} = 1V$, $V_o = 30$, $V_{in-} = 0$			-0.65	0.65	uA	1
					-1.0	1.0	uA	2, 3
Isink	Output Sink Current	$V_o = 1.5V$, $V_{in-} = 1V$, $V_{in+} = 0$			6.0		mA	1
					4.0		mA	2, 3
Vsat	Output Saturation Voltage	$I_{sink} = 4mA$, $V_{in-} = 1V$, $V_{in+} = 0$				0.4	V	1
						0.7	V	2, 3
Vio	Input Offset Voltage				-2.0	2.0	mV	1
					-4.0	4.0	mV	2, 3
				$V_+ = 30V$, $V_{cm} = 0$	-2.0	2.0	mV	1
					-4.0	4.0	mV	2, 3
				$V_+ = 30V$, $V_{cm} = 28.5V$	-2.0	2.0	mV	1
Iib+	Input Bias Current	$V_{out} = 1.5V$			-100	-1	nA	1
					-300	-1	nA	2, 3
Iib-	Input Bias Current	$V_{out} = 1.5V$			-100	-1	nA	1
					-300	-1	nA	2, 3
Iio	Input offset Current	$R_s = 50 \text{ Ohms}$, $V_{out} = 1.5V$			-25	25	nA	1
					-100	100	nA	2, 3
Vcm	Common Mode Voltage	$V_+ = 30V$	1			28.5	V	1
			1			28	V	2, 3
PSRR	Power Supply Rejection Ratio	$V_+ = 5V \text{ to } 30V$, $R_s = 50 \text{ Ohms}$			60		dB	1
CMRR	Common Mode Rejection Ratio	$V_+ = 30V$, $V_{cm} = 0V \text{ to } 28.5V$, $R_s = 50 \text{ Ohms}$			60		dB	1
Vdiff	Differential Input Voltage	$V_+ = 30V$, $+V_{in} = 36V$, $-V_{in} = 0V$				500	nA	1, 2, 3
		$V_+ = 30V$, $+V_{in} = 0V$, $-V_{in} = +36V$				500	nA	1, 2, 3
Avs	Voltage Gain	$V_+ = 15V$, $1V \leq V_{out} \leq 11V$, $R_{PULLUP} = 15K$	2		50		V/mV	4
			2		25		V/mV	5, 6

Electrical Characteristics

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: $V_{cc} = 5V$, $V_{cm} = 0$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
t _{RLH}	Response Time	$V_+ = 5V$, $V_{od} = 5mV$	3			5.0	μS	9
		$V_+ = 5V$, $V_{od} = 50mV$	3			0.8	μS	9
t _{RHL}	Response Time	$V_+ = 5V$, $V_{od} = 5mV$	3			2.5	μS	9
		$V_+ = 5V$, $V_{od} = 50mV$	3			0.8	μS	9

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_+ = 5V$, $V_{cm} = 0$. "Delta calculations performed on Jan S and QMLV devices at Group B, Subgroup 5 ONLY."

V _{io}	Input Offset Voltage	$V_+ = 30V$, $V_{cm} = 0$			-1	1	mV	1
I _{ib+}	Input Bias Current				-15	15	nA	1
I _{ib-}	Input Bias Current				-15	15	nA	1

Note 1: Parameter guaranteed by the V_{io} tests
Note 2: Datalog reading in K = V/mV.
Note 3: Bench Tested

Graphics and Diagrams


GRAPHICS#	DESCRIPTION
05363HRA2	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (B/I CKT)
06048HRA2	CERDIP (J), 8 LEAD (B/I CKT)
H08CRF	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000171A	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (PINOUT)
P000172B	CERDIP (J), 8 LEAD (PINOUT)

See attached graphics following this page.

GENERAL NOTES:

1. GENERIC - INDUSTRY TYPE DEVICES THAT MAY BE USED WITH THIS CIRCUIT SHALL BE AS SPECIFIED IN NSC BURN-IN CIRCUIT LIST R512B-04.
2. ALL 1/4 AND 1/2 WATT RESISTORS SHALL BE METAL FILM. ALL 1, 2, AND 3 WATT RESISTORS SHALL BE WIRE WOUND. TOLERANCE SHALL BE +/-5% UNLESS OTHERWISE SPECIFIED.
3. ALL VOLTAGES SPECIFIED SHALL BE MEASURED AT THE "DEVICE UNDER TEST" PIN AND SHALL BE MINIMUM VALUES UNLESS OTHERWISE SPECIFIED.
4. WHEN APPLICABLE, CLOCK PULSES SPECIFIED SHALL HAVE 50% DUTY CYCLE.
5. THIS DRAWING COMPLIES WITH MIL-PRF-38535, WHEN APPLICABLE.

ECN	REV	APPROVALS	DATE
03136	A1	R Wallace	6/5/89
07375	A2	J. GOMEZ	9/2/97



DUT CONDITIONS


SYMBOL	LIMITS		UNITS	SYMBOL	LIMITS		UNITS
	MIN.	MAX.			MIN.	MAX.	
V+	15	17	VOLTS				
V-	-17	-15	VOLTS				

COMPONENT REQUIREMENTS PER POSITION

REF DESIG.	QTY	DESCRIPTION
R1	1	100 OHM 1/4 WATT
R2	2	7.5K OHM 1/2 WATT
R3	1	15K OHM 1/4 WATT
R4	1	1K OHM 1/4 WATT
C1	2	0.1uF 20% X7R

NOTES:

5. DFC PIN 1,7.



 National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050

BURN-IN CIRCUIT

CUSTOMER		PACKAGE TYPE	MIL	NSC	TEST CONDITION	SH	OF	1
ORIGINATOR		DATE	CHECKED BY	DATE	DRAWING NUMBER	REV		
J.GOMEZ		9/2/97			06048HR	A2		

REVISIONS

LTR	DESCRIPTION	E.C. N.	DATE	BY/APP'D
F	REVISE & REDRAW PER CURRENT STANDARD; UPDATE MIL/AERO STAMP & TITLE.	11002	06/22/95	MS/



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MIL-I-38535
CONFIGURATION CONTROL

NOTES: UNLESS OTHERWISE SPECIFIED

- LEADS TO BE LOCATED WITHIN .007 IN/ 0.18 mm OF THEIR TRUE POSITIONS RELATIVE TO A MAXIMUM WIDTH TAB.
- STANDARD METAL CAN TYPE: SOLID BASE WITH CERAMIC STANDOFF.
- APPLIES TO MIL-AERO AND LINEAR PRODUCTS.
- REFERENCE JEDEC REGISTRATION TO-99, JEDEC PUBLICATION No. 95.




APPROVALS	DATE
DRN: MARTA SUCHY	06/22/95
DWG. CHK.	
ENGR. CHK.	
PROJECTION	
SCALE	N/A
SIZE	C
DRAWING NUMBER	MKT-H08C
REV	F

DO NOT SCALE DRAWING SHEET 1 of 1

National Semiconductor
2800 Semiconductor Dr., Santa Clara, CA 95052-8090

METAL CAN,
TO-99, 8 LEAD,
.200 DIA P.C.

R E V I S I O N S			
LTR	DESCRIPTION	E. C. N.	DATE
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93
			BY/APP'D TL/



MILAERO
CONFIGURATION CONTROL
MIL-M-38510
CONFIGURATION CONTROL


CONTROLLING DIMENSION: INCH	
APPROVALS	DATE
DRAWN T. LEQUANG	09/21/93
DFTG. CHK.	
ENGR. CHK.	
APPROVAL	
 PROJECTION INCH [MM]	
SCALE	N/A
SIZE	B
DRAWING NUMBER	MKT-J08A
REV	L
DO NOT SCALE DRAWING	SHEET 1 OF 1

NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.

NATIONAL SEMICONDUCTOR CORPORATION
2900 Semiconductor Drive, Santa Clara, CA 95052-8090


CERDIP (J),
8 LEAD



LM193AH, LM193H
8 - PIN METAL CAN
CONNECTION DIAGRAM
TOP VIEW
P000171A



National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050



LM193J, LM193AJ
8 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000172B



National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050

Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A1	M0002587	08/24/98	Barbara Lopez	Changed MDS: MNL193A-X Rev. 0C0 to MNL193A-X Rev. 1A1. Added QMLV device types and SMD numbers on Main Table. Updated CERDIP power dissipation limit to 780mW in Absolute section. Added (Rl = Infinity) to Icc condition. Added (Vout = 1.5V) to Iib _± and Iio condition. Changed drift values for Vio (from -0.5mV to -1mV min), and (0.5mV to 1mV max). Changed Iib _± (from -10nA to -15nA min), and (10nA to 15nA max). Deleted Iio parameter. Updated drift note. Added graphics for Burn-In (H and J Pkg). Added Pinouts for (H and J Pkg). Corrected Subgroup (7 to 9) to reflect MIL-STD-883.
1A2	M0002817	08/24/98	Rose Malone	Update MDS: MNL193A-X, Rev. 1A1 to MNL193A-X, Rev. 1A2. Main Table Adding reference to LM193AJ/883 and SMD number, B/I CKTS and Pin Out for J pkg.