

MNLM139A-X REV 1E1

Original Creation Date: 09/13/95
Last Update Date: 08/24/98
Last Major Revision Date: 01/21/97

LOW POWER LOW OFFSET VOLTAGE QUAD COMPARATORS

General Description

The LM139A consists of four independent precision voltage comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and the time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139A was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, it will directly interface with MOS logic-where the low power drain of the LM139A is a distinct advantage over standard comparators.

Industry Part Number

LM139A

Prime Die

LM139

Controlling Document

See Features Page

NS Part Numbers

LM139AE/883
LM139AJ-MLS
LM139AJ-QMLV*
LM139AJ/883
LM139AW-MLS
LM139AW-QMLV**
LM139AW/883
LM139AWG-QMLV***
LM139AWG/883

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Wide supply voltage range
LM139A 2Vdc to 28Vdc or ± 1 Vdc to ± 14 Vdc
- Very low supply current drain (0.8 mA) - independent of supply voltage
- Low input biasing current 25nA
- Low input offset current ± 5 nA
and offset voltage ± 1 mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage 250mV at 4mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems
- SMD : 5962-9673801VCA*, VDA**, VXA***

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage V+	36 Vdc or ± 18 Vdc
Differential Input Voltage (Note 5)	36 Vdc
Input Voltage	-0.3 Vdc to +36 Vdc
Input Current (Note 6) ($V_{in} < -0.3$ Vdc)	50mA
Power Dissipation (Note 2, 3)	
LCC	1250mW
CERDIP	1200mW
CERPACK	680mW
CERAMIC S.O.I.C.	680mW
Output Short-Circuit to GND (Note 4)	Continuous
Maximum Junction Temperature	150 C
Storage Temperature Range	-65 C to +150 C
Lead Temperature (Soldering, 10 seconds)	260 C
Operating Temperature Range	-55 C to +125 C
Thermal Resistance	
ThetaJA	
LCC	(Still Air) 100 C/W (500LF/Min Air flow) 73 C/W
CERDIP	(Still Air) 103 C/W (500LF/Min Air flow) 65 C/W
CERPACK	(Still Air) 183 C/W (500LF/Min Air flow) 120 C/W
CERAMIC S.O.I.C.	(Still Air) 183 C/W (500LF/Min Air flow) 120 C/W
ThetaJC	
LCC	28 C/W
CERDIP	23 C/W
CERPACK	23 C/W
CERAMIC S.O.I.C.	23 C/W
ESD Tolerance (Note 7)	600V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), Θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small ($P_d \leq 100mW$), provided the output transistors are allowed to saturate.

(Continued)

- Note 4: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuit to ground, the maximum output current is approximately 20mA independent of the magnitude of V+.
- Note 5: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -3.0 Vdc (or 0.3 Vdc below the magnitude of the negative power supply, if used) (at 25 C).
- Note 6: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 Vdc (at 25 C).
- Note 7: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_+ = 5V$, $V_{cm} = 0$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I _{cc}	Supply Current	R _l = Infinity				2	mA	1, 2, 3
		V ₊ = 30V, R _l = Infinity				2	mA	1, 2, 3
I _{cex}	Output Leakage Current	V ₊ = 30V, V _o = 30V				1	uA	1, 2, 3
V _{sat}	Saturation Voltage	I _{sink} = 4mA				400	mV	1
						700	mV	2, 3
I _{sink}	Output Sink Current	V _o = 1.5V			6		mA	1
V _{io}	Input Offset Voltage				-2	2	mV	1
					-4	4	mV	2, 3
		V ₊ = 30V			-2	2	mV	1
					-4	4	mV	2, 3
		V ₊ = 30V, V _{cm} = 28.5V, V _{out} = 1.5V			-2	2	mV	1
		V ₊ = 30V, V _{cm} = 28.0V, V _{out} = 1.5V			-4	4	mV	2, 3
+I _{bias}	Input Bias Current	V _o = 1.5V			-100	-1	nA	1
					-300	-1	nA	2, 3
-I _{bias}	Input Bias Current	V _o = 1.5V			-100	-1	nA	1
					-300	-1	nA	2, 3
I _{io}	Input Offset Current	V _o = 1.5V			-25	25	nA	1
					-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	V ₊ = 5V to 30V			60		dB	1
CMRR	Common Mode Rejection Ratio	V ₊ = 30V, V _{cm} = 0V to 28.5V			60		dB	1
A _v	Voltage Gain	V ₊ = 15V, R _l ≥ 15K Ohms, V _{out} = 1V to 11V			50		V/mV	1
V _{cm}	Common Mode Voltage Range	V ₊ = 30V	1		0	V ₊ - 1.5	V	1
			1		0	V ₊ - 1.5	V	2, 3
V _{diff}	Differential Input Voltage	V ₊ = 30V, V _{diff} = 36V	2			500	nA	1, 2, 3

Electrical Characteristics

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: $V_+ = 5V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
t _{RLH}	Response Time					5	uS	4
						0.8	uS	4
t _{RHL}	Response Time					2.5	uS	4
						0.8	uS	4

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_+ = 5V$, $V_{cm} = 0V$. "Deltas not required on B-Level product. Deltas required for S-Level (-MLS) product as specified on Internal Processing Instructions (IPI) and for QMLV product at Group B, Subgroup 5 ONLY."

V _{io}	Input Offset Voltage				-1	1	mV	1
+I _{bias}	Input Bias Current	$V_o = 1.5V$			-15	15	nA	1
-I _{bias}	Input Bias Current	$V_o = 1.5V$			-15	15	nA	1
I _{io}	Input Offset Current	$V_o = 1.5V$			-10	+10	nA	1

Note 1: Parameter guaranteed by V_{io} tests.


Note 2: V_{diff} is measured by applying +36V/-36V, with reference to gnd, to the two inputs.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
5542HRA2	(blank)
5715HRA2	CERPACK (W), 14 LEAD (B/I CKT)
5816HRA3	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL (P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000184A	CERPACK (W), 14 LEAD (PINOUT)
P000201A	LCC (E), TYPE C, 20 TERMINAL (PINOUT)
P000238A	CERAMIC SOIC (WG), 14 LEAD (PINOUT)
P000271A	CERDIP (J), 14 LEAD (PINOUT)
W14BRN	CERPACK (W), 14 LEAD (P/P DWG)
WG14ARC	CERAMIC SOIC (WG), 14LD (P/P DWG)

See attached graphics following this page.

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
E	REVISE AND REDRAW	10005	02/10/94
			DEG/



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED.

1. LEAD FINISH TO BE ONE OF THE FOLLOWING:

- 50 MICRONS/12.7 MICROMETERS MINIMUM GOLD PLATING OVER 50-350 MICRONS/1.27-8.89 MICROMETERS NICKEL.
- SOLDER DIP.
SOLDER THICKNESS PER LATEST REVISION OF MIL-STD-1835.
- CORNER PADS MAY HAVE A $45^\circ \times .020 \text{ IN}/0.51 \text{ mm}$ MAXIMUM CHAMFER TO ACCOMPLISH THE $.015 \text{ IN}/0.38 \text{ mm}$ DIMENSION.
- REFERENCE JEDEC REGISTRATION MS-004, VARIATION CB, DATED 7/90.

MIL/AERO CONFIGURATION CONTROL



		NATIONAL SEMICONDUCTOR CORPORATION	
2900 Semiconductor Drive, Santa Clara, CA 95052-8090			
LEADLESS CHIP CARRIER, TYPE C, 20 TERMINAL			
SCALE		SIZE	REV
N/A		C	E
DO NOT SCALE DRAWING		MKT-E20A	
SHEET 1 of 1			

APPROVALS		DATE	
DESIGN	<i>Deayne Grady</i>	02/10/94	
DTG. CHK.			
ENGR. CHK.			
APPROVAL			
PROJECTION			
SCALE		INCH	
N/A		MM	

NATIONAL SEMICONDUCTOR CORPORATION
2000 Semiconductor Drive, Santa Clara, CA 95052-8000

**LEADLESS CHIP CARRIER,
TYPE C,
20 TERMINAL**


R E V I S I O N S				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
H	REVISE PER CURRENT STD; REDRAW	10001	09/15/93	TL/



CONTROLLING DIMENSION: INCH

NOTES: UNLESS OTHERWISE SPECIFIED


1. LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AB, DATED 04/1981.




MIL/AERO MIL-M-38510
CONFIGURATION CONTROL CONFIGURATION CONTROL

APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION		
DRAWN LEQUANG	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090		
DFTG. CHK.				
ENGR. CHK.				
APPROVAL				
PROJECTION		SCALE	SIZE	DRAWING NUMBER
		N/A	B	MKT-J14A
		DO NOT SCALE	DRAWING	SHEET 1 OF 1
				REV H


CERDIP (J) ,
14 LEAD,



LM139AW, LM139W
 14 - LEAD CERPACK
 CONNECTION DIAGRAM
 TOP VIEW
 P000184A



LM139AE, LM139E
 20 - LEAD LCC
 CONNECTION DIAGRAM
 TOP VIEW
 P000201A




LM139AWG, LM139WG 14 - LEAD CERAMIC SOIC CONNECTION DIAGRAM

TOP VIEW
P000238A




National Semiconductor™
MIL/AEROSPACE OPERATIONS
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA 95050



LM139AJ, LM139J
14 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000271A

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
L	REVISE AND REDRAW PER NEW STANDARD.	10513	07/26/94
M	.017±.002 WAS .017±.020.	10655	10/21/94
N	L/F THKS. .004±.002 WAS .005±.001; UPDATE NOTES 1 & 2; REMOVE NOTE 4; UPDATE MILAERO STAMP; DUAL DIM'S WERE INCHES ONLY.	11005	06/08/95
			MS/



MIL-I-38535
CONFIGURATION CONTROL

CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED.

1. LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-I-38535 TO A MINIMUM THICKNESS OF 200 MICRONS/ 5.08 MICRONS. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR Sn PLATE.

2. MAXIMUM LIMIT MAY BE INCREASED BY .003 INCHES/ 0.08 MILLIMETERS AFTER LEAD FINISH APPLIED.

3. LEAD 1 IDENTIFICATION SHALL BE:
a) A NOTCH OR OTHER MARK WITHIN THIS AREA
b) A TAB ON LEAD 1, EITHER SIDE

APPROVALS		DATE	E.C.N.		DATE	BY/APP'D	
DESIGN	<i>D. F. Grady</i>	07/26/94					
TEST	CHK.						
ENG.	CHK.						
PROJECTION			SCALE		SIZE	DRAWING NUMBER	REV.
			N/A		C	MKT-W14B	N
			DO NOT SCALE		DRAWING	SHEET 1 of 1	

National Semiconductor
2500 Semiconductor Dr., Santa Clara, CA 95052-8000

CERPACK, 14 LEAD

Revision History

Rev	ECN #	Rel Date	Originator	Changes
1D1	M0002705	08/24/98	Barbara Lopez	Changed MDS: MNLM139A-X Rev. 1C0 to MNLM139A-X Rev. 1D1. Changed subgroup 9 to subgroup 4, to reflect what is on SMD. Added Burn-In graphics for E, J, W and WG Pkg's. Added Pinouts for E, J, W and WG Pkg's.
1E1	M0003001	08/24/98	James Gomez	Update MDS:MNLM139A-X, REV 1D1 to MNLM139A-X, REV 1E1, main table to reflect the LM139AWG/883 package.