

# MICROCIRCUIT DATA SHEET

MNLM139A-X REV 1E1

Original Creation Date: 09/13/95 Last Update Date: 08/24/98 Last Major Revision Date: 01/21/97

# LOW POWER LOW OFFSET VOLTAGE QUAD COMPARATORS

#### General Description

The LM139A consists of four independent precision voltage comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and the time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139A was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, it will directly interface with MOS logic-where the low power drain of the LM139A is a distinct advantage over standard comparators.

#### Industry Part Number

LM139A

### Prime Die

LM139

#### Controlling Document

See Features Page

### Processing

MIL-STD-883, Method 5004

#### Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp	(°C)
1	Static tests at	+25	
2	Static tests at	+125	
3	Static tests at	-55	
4	Dynamic tests at	+25	
5	Dynamic tests at	+125	
6	Dynamic tests at	-55	
7	Functional tests at	+25	
8A	Functional tests at	+125	
8B	Functional tests at	-55	
9	Switching tests at	+25	
10	Switching tests at	+125	
11	Switching tests at	-55	

## NS Part Numbers

LM139AE/883 LM139AJ-MLS LM139AJ-QMLV\* LM139AJ/883 LM139AW-MLS LM139AW-QMLV\*\* LM139AW/883 LM139AWG-QMLV\*\*\* LM139AWG/883

## Features

- Wide supply voltage range	
LM139A	2Vdc to 28Vdc or $\pm$ 1Vdc to $\pm$ 14Vdc
- Very low supply current drain	(0.8 mA) - independent of supply voltage
- Low input biasing current	25nA
- Low input offset current	+5nA

- and offset voltage <u>+</u>1mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage 250mV at 4mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems
- SMD : 5962-9673801VCA\*, VDA\*\*, VXA\*\*\*

(Absolute	Maximum	Ratings)
(Note 1)		-

(Note 1)		
Supply Voltage V+		36 Vdc or <u>+</u> 18 Vdc
Differential Input Vol (Note 5)	tage	36 Vdc
Input Voltage		-0.3 Vdc to +36 Vdc
Input Current (Note 6) (Vin < -0.3 Vdc)		50mA
Power Dissipation (Note 2, 3) LCC CERDIP CERPACK CERAMIC S.O.I.C.		1250mW 1200mW 680mW 680mW
Output Short-Circuit t (Note 4)	o GND	a
Maximum Junction Tempe	rature	Continuous 150 C
Storage Temperature Ra	nge	-65 C to +150 C
Lead Temperature (Soldering, 10 sec	onds)	260 C
Operating Temperature	Range	-55 C to +125 C
Thermal Resistance ThetaJA		
LCC CERDIP	(Still Air) (500LF/Min Air flow) (Still Air)	100 C/W 73 C/W 103 C/W
CERPACK	(500LF/Min Air flow) (Still Air) (500LF/Min Air flow)	65 C/W 183 C/W 120 C/W
CERAMIC S.O.I.C.		183 C/W 120 C/W
ThetaJC LCC CERDIP CERPACK CERAMIC S.O.I.C.		28 C/W 23 C/W 23 C/W 23 C/W
ESD Tolerance (Note 7)		60.011

600V

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Note 1: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. The maximum power dissipation must be derated at elevated temperatures and is

Note 2: dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (Pd  $\leq$  100mW), provided the output transistors are allowed to

Note 3: saturate.

### (Continued)

- Note 4: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuit to ground, the maximum output current is approximately 20mA independent of the magnitude of V+.
  Note 5: Positive excursions of input voltage may exceed the power supply level. As long as
- Note 5: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -3.0 Vdc (or 0.3 Vdc below the magnitude of the negative power supply, if used) (at 25 C). Note 6: This input current will only exist when the voltage at any of the input leads is
- Note 6: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 Vdc (at 25 C).
- Note 7: Human body model, 1.5K Ohms in series with 100pF.

# Electrical Characteristics

## DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: V+ = 5V, Vcm = 0

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Icc	Supply Current	Rl = Infinity				2	mA	1, 2, 3
		V+ = 30V, Rl = Infinity				2	mA	1, 2, 3
Icex	Output Leakage Current	V + = 30V, VO = 30V				1	uA	1, 2, 3
Vsat	Saturation Voltage	Isink = 4mA				400	mV	1
						700	mV	2, 3
Isink	Output Sink Current	Vo = 1.5V			6		mA	1
Vio	Input Offset Voltage				-2	2	mV	1
					-4	4	mV	2, 3
		V+ = 30V			-2	2	mV	1
					-4	4	mV	2, 3
		V+ = 30V, Vcm = 28.5V, Vout = 1.5V			-2	2	mV	1
		V+ = 30V, Vcm = 28.0V, Vout = 1.5V			-4	4	mV	2, 3
+Ibias	Input Bias Current	Vo = 1.5V			-100	-1	nA	1
	current				-300	-1	nA	2, 3
-Ibias	Input Bias Current	Vo = 1.5V			-100	-1	nA	1
	current				-300	-1	nA	2, 3
Iio	Input Offset Current	Vo = 1.5V			-25	25	nA	1
	current				-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	V+ = 5V to 30V			60		dB	1
CMRR	Common Mode Rejection Ratio	V+ = 30V, Vcm = 0V to 28.5V			60		dB	1
Av	Voltage Gain	V+ = 15V, Rl $\geq$ 15K Ohms, Vout = 1V to 11V			50		V/mV	1
Vcm	Common Mode Voltage Range	V+ = 30V	1		0	V+ - 1.5	V	1
			1		0	V+ - 1.5	V	2, 3
Vdiff	Differential Input Voltage	V+ = 30V, Vdiff = 36V	2			500	nA	1, 2, 3

# Electrical Characteristics

## AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.) AC: V+ = 5V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
tRLH	Response Time					5	uS	4
						0.8	uS	4
tRHL	Response Time					2.5	uS	4
						0.8	uS	4

### DC PARAMETERS: DRIFT VALUES

ONLY."

Vio	Input Offset Voltage			-1	1	mV	1
+Ibias	Input Bias Current	Vo = 1.5V		-15	15	nA	1
-Ibias	Input Bias Current	Vo = 1.5V		-15	15	nA	1
Iio	Input Offset Current	Vo = 1.5V		-10	+10	nA	1


Note 1: Note 2: Parameter guaranteed by Vio tests.


Vdiff is measured by applying +36V/-36V, with reference to gnd, to the two inputs.


GRAPHICS#	DESCRIPTION
5542HRA2	(blank)
5715HRA2	CERPACK (W), 14 LEAD (B/I CKT)
5816HRA3	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000184A	CERPACK (W), 14 LEAD (PINOUT)
P000201A	LCC (E), TYPE C, 20 TERMINAL (PINOUT)
P000238A	CERAMIC SOIC (WG), 14 LEAD (PINOUT)
P000271A	CERDIP (J), 14 LEAD (PINOUT)
W14BRN	CERPACK (W), 14 LEAD (P/P DWG)
WG14ARC	CERAMIC SOIC (WG), 14LD (P/P DWG)

# Graphics and Diagrams

See attached graphics following this page.









# LM139AW, LM139W 14 - LEAD CERPACK CONNECTION DIAGRAM TOP VIEW P000184A







# LM139AE, LM139E 20 - LEAD LCC CONNECTION DIAGRAM TOP VIEW P000201A






# LM139AWG, LM139WG 14 - LEAD CERAMIC SOIC CONNECTION DIAGRAM TOP VIEW P000238A






# LM139AJ, LM139J 14 - LEAD DIP CONNECTION DIAGRAM TOP VIEW P000271A







# Revision History

Rev	ECN #	Rel Date	Originator	Changes
1D1	M0002705	08/24/98	-	Changed MDS: MNLM139A-X Rev. 1C0 to MNLM139A-X Rev. 1D1. Changed subgroup 9 to subgroup 4, to reflect what is on SMD. Added Burn-In graphics for E, J, W and WG Pkg's. Added Pinouts for E, J, W and WG Pkg's.
1E1	M0003001	08/24/98		Update MDS:MNLM139A-X, REV 1D1 to MNLM139A-X, REV 1E1, main table to reflect the LM139AWG/883 package.