

MNLM119-X REV 0D0

Original Creation Date: 08/29/95

Last Update Date: 05/06/97

Last Major Revision Date: 08/29/95

HIGH SPEED DUAL COMPARATOR

General Description

The LM119 precision high speed dual comparator is fabricated on a single monolithic chip. It is designed to operate over a wide range of supply voltages down to a single 5V logic supply and ground. Furthermore it has a higher gain and lower input current than other devices. The uncommitted collector of the output stage makes the LM119 compatible with RTL, DTL and TTL as well as capable of driving lamps and relays at currents up to 25mA.

Industry Part Number

LM119

NS Part Numbers

LM119E/883

LM119H/883

LM119J/883

LM119W/883

Prime Die

LM119

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description

Temp (°C)

1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Two independent comparators
- Operates from a single 5V supply
- Typically 80nS response time at $\pm 15V$
- Minimum fan-out of 2 each side
- Maximum input current of 1 μ A over temperature
- Inputs and outputs can be isolated from system ground
- High common mode slew rate

Although designed primarily for applications requiring operation from digital logic supplies, the LM119 is fully specified for power supplies up to $\pm 15V$. It features faster response than the LM111 at the expense of higher power dissipation. However, the high speed, wide operating voltage range and low package count make the LM119 much more versatile than older devices.

(Absolute Maximum Ratings)

(Note 1)

Total Supply Voltage	36V
Output to Negative Supply Voltage	36V
Ground to Negative Supply Voltage	25V
Ground to Positive Supply Voltage	18V
Differential Input Voltage	±5V
Input Voltage (Note 3)	±15V
ESD Tolerance (Note 4)	800V
Power Dissipation (Note 2)	500mW
Output Short Circuit Duration	10 Sec.
Maximum Junction Temperature	150 C
Storage Temperature Range	-65 C to 150 C
Lead Temperature Soldering, (10 seconds)	260 C
Thermal Resistance	
ThetaJA	
E Package (Still Air)	89 C/W
E Package (500LF/Min Air flow)	63 C/W
H Package (Still Air)	162 C/W
H Package (500LF/Min Air flow)	88 C/W
J Package (Still Air)	94 C/W
J Package (500LF/Min Air flow)	52 C/W
W Package (Still Air)	215 C/W
W Package (500LF/Min Air flow)	132 C/W
ThetaJC	
E Package	5 C/W
H Package	31 C/W
J Package	10.9 C/W
W Package	12.3 C/W

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: For supply voltages less than ±15V the absolute maximum input voltage is equal to the supply voltage.

Note 4: Human body model, 1.5K Ohm in series with 100pF.

Recommended Operating Conditions

Operating Temperature Range

$$-55\text{ C} \leq T_A \leq 125\text{ C}$$

Electrical Characteristics

DC PARAMETERS:

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_{cm} = 0V$.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Icc+	Positive Supply Current	+Vcc = $\pm 15V$, V+ = 5.6V thru 1.4K Ohms, Vout = LOW				11	mA	1
		+Vcc = $\pm 15V$, V+ = 5.6V thru 1.4K Ohms, Vout = LOW				11.5	mA	2
Icc-	Negative Supply Current	$\pm V_{cc} = \pm 15V$, V+ = 5.6V thru 1.4K Ohms, Vout = LOW			-4.2		mA	1
		$\pm V_{cc} = \pm 15V$, V+ = 5.6V thru 1.4K Ohms, Vout = LOW			-4.5		mA	2
Ileak	Output Leakage Current	+Vcc = 15V, -Vcc = -1V Vgrd = 0V, Vout = 35V, Vin = 5mV				1.8	uA	1
						9.5	uA	2
						10	uA	3
Iib	Input Bias Current	$\pm V_{cc} = \pm 15V$				0.475	uA	1
		$\pm V_{cc} = \pm 15V$				0.95	uA	2, 3
		V+ = 5V, V- = 0V, $V_{cm} = 1.5V$				0.475	uA	1
						0.95	uA	2, 3
Vio	Input Offset Voltage	V+ = 5V, V- = 0V, $V_{cm} = 1V$, Rs = 5K Ohms			-3.8	3.8	mV	1
					-6.8	6.8	mV	2, 3
		V+ = 5V, V- = 0V, $V_{cm} = 3V$, Rs = 5K Ohms			-3.8	3.8	mV	1
					-6.8	6.8	mV	2, 3
		$\pm V_{cc} = \pm 15V$, $V_{cm} = 12V$, Rs = 5K Ohms			-3.8	3.8	mV	1
		$\pm V_{cc} = \pm 15V$, $V_{cm} = 12V$, Rs = 5K Ohms			-6.8	6.8	mV	2, 3
		$\pm V_{cc} = \pm 15V$, $V_{cm} = -12V$, Rs = 5K Ohms			-3.8	3.8	mV	1
		$\pm V_{cc} = \pm 15V$, $V_{cm} = -12V$, Rs = 5K Ohms			-6.8	6.8	mV	2, 3
Iio	Input Offset Current	V+ = 5V, V- = 0V, $V_{cm} = 1V$			-75	75	nA	1
					-100	100	nA	2, 3
		V+ = 5V, V- = 0V, $V_{cm} = 3V$			-75	75	nA	1
					-100	100	nA	2, 3
		$\pm V_{cc} = \pm 15V$, $V_{cm} = 12V$			-75	75	nA	1
		$\pm V_{cc} = \pm 15V$, $V_{cm} = 12V$			-100	100	nA	2, 3
		$\pm V_{cc} = \pm 15V$, $V_{cm} = -12V$			-75	75	nA	1
		$\pm V_{cc} = \pm 15V$, $V_{cm} = -12V$			-100	100	nA	2, 3

Electrical Characteristics

DC PARAMETERS: (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{cm} = 0V$.

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vsat	Output Saturation Voltage	$V+ = 5V, V- = 0V, I_l = 4mA$	3			0.4	V	1, 2
			3			0.6	V	3
		$V_{cc} = \pm 15V, I_l = 25mA, V_{in} = -5mV$				1.5	V	1
Avs	Voltage Gain	$\pm V_{cc} = \pm 15V, \Delta V_{out} = 12V, R_l = 1.4K \text{ Ohms}$	1, 4		10.5		V/mV	4
		$\pm V_{cc} = \pm 15V, \Delta V_{out} = 12V, R_l = 1.4K \text{ Ohms}$	1, 4		10		V/mV	5, 6
		$V+ = 5V, V- = 0V, \Delta V_{out} = 4.5V, R_l = 1.4K \text{ Ohms}$	2, 4		8		V/mV	4
			2, 4		5		V/mV	5
			2, 4		5.8		V/mV	6

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: $V_{cm} = 0V$. "Deltas not required on B-Level product. Deltas required for S-Level product ONLY as specified on Internal Processing Instructions (IPI)."

Icc+	Positive Supply Current	$+V_{cc} = \pm 15V, V+ = 5.6V \text{ thru } 1.4K \text{ Ohms}, V_{out} = \text{LOW}$			-1	1	mA	1
Icc-	Negative Supply Current	$+V_{cc} = \pm 15V, V+ = 5.6V \text{ thru } 1.4K \text{ Ohms}, V_{out} = \text{LOW}$			-0.5	0.5	mA	1
Vio	Input Offset Voltage	$V+ = 5V, V- = 0V, V_{cm} = 1V, R_s = 5K \text{ Ohms}$			-0.4	0.4	mV	1

Note 1: Gain is computed with an output swing from +13.5V to +1.5V.

Note 2: Gain is computed with an output swing from +5.0V to +0.5V.

Note 3: Output is monitored by measuring V_{in} with limits from 0 to 6mV at all temps.


Note 4: Datalog reading in K = V/mV.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
E20ARE	LDLESS CHIP CARRIER, TYPE C 20 TERMINAL(P/P DWG)
H10CRE	(blank)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
W10ARE	(blank)

See attached graphics following this page.

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
E	REVISE AND REDRAW	10005	02/10/94 DEG/



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED.



1. LEAD FINISH TO BE ONE OF THE FOLLOWING:

- 50 MICRONS/12.7 MICROMETERS MINIMUM GOLD PLATING OVER 50-350 MICRONS/1.27-8.89 MICROMETERS NICKEL.
 - SOLDER DIP.
 - SOLDER THICKNESS PER LATEST REVISION OF MIL-STD-1835.
2. CORNER PADS MAY HAVE A 45° X $.020$ IN/0.51mm MAXIMUM CHAMFER TO ACCOMPLISH THE .015 IN/0.38mm DIMENSION.
4. REFERENCE JEDEC REGISTRATION MS-004, VARIATION CB, DATED 7/90.

MIL/AERO CONFIGURATION CONTROL

APPROVALS		DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DESIGN	Design Grady	02/10/94	2000 Semiconductor Drive, Santa Clara, CA 95052-8000	
ESTG. CHK.			LEADLESS CHIP CARRIER, TYPE C, 20 TERMINAL	
ENGR. CHK.				
APPROVAL				
PROJECTION		SCALE	SIZE	REV
		N/A	C	MKT-E20A
		DO NOT SCALE DRAWING		E
				SHEET 1 of 1


R E V I S I O N S				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
H	REVISE PER CURRENT STD; REDRAW	10001	09/15/93	TL/



CONTROLLING DIMENSION: INCH

NOTES: UNLESS OTHERWISE SPECIFIED

1. LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AB, DATED 04/1981.



MIL/AERO MIL-M-38510
CONFIGURATION CONTROL CONFIGURATION CONTROL

APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DRAWN LEQUANG	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090	
DFTG. CHK.			
ENGR. CHK.			
APPROVAL			
		SCALE	DRAWING NUMBER
		N/A	MKT-J14A
		DO NOT SCALE	SHEET 1 OF 1
			REV H

CERDIP (J) ,
14 LEAD,

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0D0	M0001370	05/06/97	Barbara Lopez	Added Power Dissipation - Note 2 in Absolute section. Renumbered all other notes. Archive MDS - MNLM119-X Rev. 0C0. Release MDS - MNLM119-X Rev. 0D0.