

#### MILITARY DATA SHEET

Original Creation Date: 01/25/96 Last Update Date: 01/30/96 Last Major Revision Date: 01/25/96

## MNDS96F173M-X REV 0A0

#### RS-485 DIFFERENTIAL LINE RECEIVER

#### General Description

The DS96F173 is a high speed quad differential line receiver designed to meet EIA Standard RS-485. The DS96F173 offers improved performance due to the use of state-of-the-art L-Fast bipolar technology. The L-Fast technology allows for higher speeds and lower currents by utilizing extremely short gate delay times. Thus, the DS96F173 features lower power and an extended temperature range.

The DS96F173 has TRI-STATE(TM) outputs and is optimized for balanced multipoint data bus transmission at rates up to 15 Mbps. The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200mV over a common mode input voltage range of -7V to +12V. The receivers are therefore suitable for multipoint applications in noisy environments. The DS96F173 features an active high and active low Enable, common to all four receivers.

Compatible RS-485 drivers, transceivers, and repeaters are also offered to provide optimum bus performance. The respective device types are DS96F172, DS96F174 and DS16F95.

#### Industry Part Number

#### NS Part Numbers

DS96F173

DS96F173ME/883 \*
DS96F173MJ/883 \*\*
DS96F173MW/883 \*\*\*

#### Prime Die

M173

#### Controlling Document

9076602M2A\*, MEA\*\*, MFA\*\*\*

#### Processing

MIL-STD-883, Method 5004

#### Quality Conformance Inspection

MIL-STD-883, Method 5005

#### Subgrp Description Temp (°C)

+25

2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Static tests at

#### Features

- Meets EIA Standard RS-485, RS-422A, RS-423A
- Designed for multipoint bus applications
- TRI-STATE outputs
- Common mode input voltage range: -7V to +12V  $\,$
- Operates from single +5.0V supply
- Lower power version
- Input sensitivity of  $\pm 200 \text{mV}$  over common mode range
- Input hysteresis of 50mV typical
- High input impedance
- DS96F173 and DS96F175 are lead and function compatible with SN75173/175 or the  $\Delta M26LS32/MC3486$

# (Absolute Maximum Ratings) (Note 1)

Storage Temperature Range Ceramic DIP	-65 C to +175 C
Lead Temperature (Soldering, 60 sec.)	300 C
Maximum Power Dissipation at 25 C (Note 2)	
Ceramic J Package Ceramic W Package Ceramic E Package	1500mW 1034mW 1500mW
Supply Voltage	7.0V
Input Voltage, A or B Inputs	<u>+</u> 25V
Differential Input Voltage	±25V
Enable Input Voltage	7.0V
Low Level Output Current	50mA

Note 1: "Absolute maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for

actual device operation.

Note 2: Derate J package 10mW/ C above 25 C; Derate E package 11.11mW/ C above 25 C; Derate W package 6.90mW/ C above 25 C.

## Recommended Operating Conditions

Supply Voltage (Vcc)				
Durply Volume (1907)			Max. 5.50	Units V
Common Mode Input Voltage Vcm		Тур.		Units V
Differential Input Voltage(Vid)			Max. +12	Units V
Output Current HIGH(Ioh)	Min.	Тур.	Max. -400	Units uA
Output Current LOW(Iol)	Mix.	Тур.	Max.	
Operating Temperature (TA)	Min. -55	Тур. 25	Max. 125	Units C

## Electrical Characteristics

#### DC PARAMETERS:

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = 5.0V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Icc	Supply Current	Vcc = 5.5V, Ven = 0V, Vid = 2V, Ven = 2V	1			50	mA	1, 2,
Voh	Logical "1" Output Voltage	Vcc = 4.5V, Ioh = -400uA, Vid = 0.2V	2, 3		2.5		V	1, 2,
Vol	Logical "0" Output Voltage	Vcc = 4.5V, Iol = 8mA, Vid = -0.2V	2, 3			0.45	V	1, 2,
Vth	Diff. Input Threshold Voltage	Vcc = 4.5V, Vcm = 0V	4, 5			0.2	V	1, 2,
		Vcc = 5.5V, Vcm = 0V	4, 5			0.2	V	1, 2,
		Vcc = 4.5V, Vcm = -12V	4, 5			0.2	V	1, 2,
		Vcc = 5.5V, Vcm = -12V	4, 5			0.2	V	1, 2,
		Vcc = 4.5V, Vcm = 12V	4, 5			0.2	V	1, 2,
		Vcc = 5.5V, Vcm = 12V	4, 5			0.2	V	1, 2,
Vtl	Diff. Input Threshold Voltage	Vcc = 4.5V, Vcm = 0V	4, 6		-0.2		V	1, 2,
		Vcc = 5.5V, Vcm = 0V	4, 6		-0.2		V	1, 2,
		Vcc = 4.5V, Vcm = -12V	4, 6		-0.2		V	1, 2,
		Vcc = 5.5V, Vcm = -12V	4, 6		-0.2		V	1, 2,
		Vcc = 4.5V, Vcm = 12V	4, 6		-0.2		V	1, 2,
		Vcc = 5.5V, Vcm = 12V	4, 6		-0.2		V	1, 2,
Ţi.	Input Line Current	Vcc = 4.5V, Vin = 12V (Untested)	2			1.0	mA	1, 2,
		Vcc = 5.5V, Vin = -7V (Input are 0V)	2		-0.8		mA	1, 2,
Iih	Logical "1" Enable Input Current	Vcc = 5.5V, Vih = 2.7V				10	uA	1, 2,
Iil	Logical "0" Enable Input Current	Vcc = 5.5V, Vil = 0.4V			-100		uA	1, 2,

## Electrical Characteristics

DC PARAMETERS: (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.) DC: Vcc = 5.0V

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN- NAME	MIN	MAX	UNIT	SUB- GROUPS
Ios	Output Short Circuit Current	Vcc = 4.5V, Vo = 0V	2		-85	-15	mA	1, 2,
		Vcc = 5.5V, Vo = 0V	2		-85	-15	mA	1, 2,
Vik	Enable Input Clamp Voltage	Vcc = 4.5V, Ii = -18mA			-1.5		V	1, 2,
Ioz	High Impedance Output Current	Vcc = 5.5V, Ven = 0.8V (O/P Disabled), Ven = 2V, Vout = 0.4V			-20	20	uA	1, 2,
		Vcc = 5.5V, Ven = 0.8V (O/P Disabled), Ven = 2V, Vout = 2.4V			-20	20	uA	1, 2,
Vih	Logical "1" Enable Input Voltage		7		2.0		V	1, 2,
Vil	Logical "0" Enable Input Voltage		8			0.8	V	1, 2,
Rin	Input Resistance				10		K Ohms	1, 2,
tPLH	Propagation Delay Time	C1 = 15pF				22	nS	1
						30	nS	2, 3
tPHL	Propagation Delay Time	Cl = 15pF				22	nS	1
						30	nS	2, 3
tPZH	Propagation Delay Time	Cl = 15pF				16	nS	1
						27	nS	2, 3
tPZL	Propagation Delay Time	Cl = 15pF				18	nS	1
						27	nS	2, 3
tPHZ	Propagation Delay Time	Cl = 5pF	9			20	nS	1
			9			27	nS	2, 3
		C1 = 20pF	9			30	nS	1
			9			37	nS	2, 3
tPLZ	Propagation Delay Time	Cl = 5pF				18	nS	1
	121110					30	nS	2, 3
tPW	Pulse Width					3	nS	1
						8	nS	2
						5	nS	3

#### (Continued)

- Note 1: Icc is tested with outputs disabled (worst case); Icc enabled is guaranteed by this test.

  Note 2: Ven, Ven=2V. Voh and Vol are tested over the Common Mode Voltage Ran ge of +/-12V via the Vth/Vtl tests.

  Note 3: Ven, Ven=0V.

  Note 4: Ven=2.5V, Ven=0.0V.

  Note 5: Vo=2.5V, Io= -400uA.


  Note 6: Vo=0.5V, Io=16mA.

  Note 7: Guaranteed by Vol and Voh tests
- Note 7: Guaranteed by Vol and Voh tests.
  Note 8: Guaranteed by Ioz test.
  Note 9: Testing at 20pF assures conformance to spec at 5pF.

## Graphics and Diagrams

GRAPHICS#	DESCRIPTION		
E20ARE	LDLESS CHIP CARRIER, TYPE C 20 TERMINAL(P/P DWG)		
J16ARL	CERDIP (J), 16 LEAD (P/P DWG)		
W16ARL	CERPAC (W), 16 LEAD (P/P DWG)		

See attached graphics following this page.



SE

B | B

