

July 1999

LM2685

Dual Output Regulated Switched Capacitor Voltage Converter

General Description

The LM2685 CMOS charge-pump voltage converter operates as an input voltage doubler, +5V regulator and inverter for an input voltage in the range of +2.85V to +6.5V. Five low cost capacitors are used in this circuit to provide up to 50mA of output current at +5V (\pm 5%), and 15mA at -5V. The LM2685 operates at a 130 kHz switching frequency to reduce output resistance and voltage ripple. With an operating current of only $800\mu A$ (operating efficiency greater than 80% with most loads) and $6\mu A$ typical shutdown current, the LM2685 is ideal for use in battery powered systems. The device is in a small 14-pin TSSOP package.


Features


- +5V regulated output
- Inverts $V_{05}(+5V)$ to $V_{NEG}(-5V)$
- Doubles input supply voltage
- TSSOP-14 package
- 80% typical conversion efficiency at 25mA
- Input voltage range of 2.85V to 6.5V
- Independent shutdown control pins

Applications

- Cellular phones
- Pagers
- PDAs
- Handheld instrumentation
- 3.3V to 5V voltage conversion applications

Typical Application and Connection Diagram





Ordering Information

Order Number	Package Type	NSC Package Drawing	Supplied As	
LM2685MTC	TSSOP-14	MTC14	94 Units, Rail	
LM2685MTCX	TSSOP-14	MTC14	2.5k Units, Tape and Reel	

Pin No.	Name	Function		
1	V _{IN}	Power supply input voltage.		
2	GND	Power supply ground.		
3	V_{NEG}	Negative output voltage created by inverting V ₀₅ .		
4	V _{NSW}	V _{NEG} output connected through a series switch, NSW.		
5	CE	Chip enable input. This pin is high for normal operation and low for shutdown. (See Shutdown and Load Disconnect section in the Detailed Device Description division).		
6	SDP	Positive side shutdown input. This pin is low for normal operation and high for positive side shutdown and V _{PSW} load disconnect. (See Shutdown and Load Disconnect section in the Detailed Device Description division).		
7	SDN	Negative side shutdown input. This pin is low for normal operation and high for negative side shutdown and V _{NSW} load disconnect. (See Shutdown and Load Disconnect section in the Detailed Device Description division).		
8	C ₂ -	The negative terminal of inverting charge-pump capacitor, C2.		
9	C ₂ ⁺	The positive terminal of inverting charge-pump capacitor, C2.		
10	V ₀₅	Regulated +5V output.		
11	V _{PSW}	V ₀₅ output connected through a series switch, PSW.		
12	V_{DBL}	Voltage Doubler Output. (2.85V \leq V _{IN} \leq 5.4V. See Voltage Doubler section).		
13	C ₁ ⁺	The positive terminal of doubling charge-pump capacitor, C1.		
14	C ₁ -	The negative terminal of doubling charge-pump capacitor, C1.		

www.national.com 2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{IN} to GND or

GND to V_{NEG}) 6.8V SDN, SDP, CE (GND - 0.3V) to

 $(V_{IN} + 0.3V)$

V₀₅ Continuous Output Current

 $\rm V_{05}$ Short-Circuit Duration to GND

(Note 2)

80mA

Indefinite

Continuous Power Dissipation (T_A

= 25° C) (Note 3) 600mW T_{JMAX} (Note 3) 150° C θ_{JA} (Note 3) 140° C/W

Operating Ambient Temp. Range -40°C to 85°C
Operating Junction Temp. Range -40°C to 125°C

Storage Temp. Range -65°C to 150°C Lead Temp. (Soldering, 10 sec.) 300°C

ESD Rating (Note 4)

2kV

Electrical Characteristics

Limits with standard typeface apply for T_J = 25°C, and limits in **boldface type** apply over the full temperature range. Unless otherwise specified V_{IN} = 3.6V, C_1 = C_2 = C_3 = C_5 = 2.2 μ F. C_4 = 4.7 μ F (Note 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V+	Supply Voltage		2.85		6.5	V
Ι _Q	Supply Current	No Load		800	1600	μА
		No Load, V _{IN} = 6.5V		300	600	
I _{SD}	Shutdown Supply Current	V _{IN} = 6.5V		6	30	μA
V _{SD}	Shutdown Pin Input Voltage for CE, SDP, SDN	Logic Input High @ 6.5V	2.4			V
		Logic Input Low @ 6.5V			0.8	
I _L (+5V)	Output Current at V ₀₅	2.85V < V _{IN} < 6.5V			50	mA
R _O (-5V)	Output Resistance at V _{NEG}	I _L = 15mA (Note 6)		20	40	Ω
F _{sw}	Switch Frequency		85	130	180	kHz
P _{EFF}	Average Power Efficiency at V ₀₅	$2.85V \le V_{IN} \le 6.5V$ $I_L = 25mA \text{ to GND}$		82		%
V ₀₅	Output Regulation	1mA < I _L < 50mA (Note 7)	4.896	5.10	5.304	V
		1mA < I _L < 50mA (Note 7)	4.845	5.10	5.355	
G _{LINE}	Line Regulation	2.85V < V _{IN} < 3.6V		0.25		%/V
G _{LOAD}	Load Regulation	1mA < I _L < 50mA		0.3	1.0	%
R _{sw}	Series Switch Resistance V_{NEG} to V_{NSW}	V _{IN} > 2.85V		1.5		Ω
	V ₀₅ to V _{PSW}			5.0		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: V₀₅ may be shorted to GND without damage. However, shorting V_{NEG} to V₀₅ may damage the device and must be avoided. Also, for temperature above 85°C, V₀₅ must not be shorted to GND or device may be damaged.

Note 3: The maximum allowable power dissipation is calculated by using $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$, where T_{JMAX} is the maximum junction temperature, T_A is the ambient temperature and θ_{JA} is the junction-to-ambient thermal resistance of the specified package.

Note 4: The human body model is a 100 pF capacitor discharged through a $1.5 k\Omega$ resistor into each pin.


Note 5: In the typical operating circuit, capacitors C_1 and C_2 are $2.2\mu F$, 0.3Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.

Note 6: Specified output resistance includes internal switch resistance and ESR of capacitors. See the Detailed Device Description section.


Note 7: The 50 mA maximum current assumes no current is drawn from VDBL pin. See Voltage Doubler section in the Detailed Device Description.

Typical Performance Characteristics Unless otherwise specified, $T_A = 25^{\circ}C$, $V_{IN} = 3.6V$.


Supply Current vs Input Voltage




Supply Current vs Temperature




Efficiency vs Load Current




Output Voltage (V₀₅) vs. Load Current




Output Resistance (VNEG) vs. Temperature




Output Resistance (VDBL) vs. Input Voltage




Output Resistance (VDBL) vs. Temperature



Switch Frequency vs. Temperature



Line Transient Response (with 5mA Load)




A: INPUT VOLTAGE: $V_{\rm IN}$ = 3.2V to 6.0V, 5V/div B: OUTPUT VOLTAGE: $V_{\rm PSW}$: 100mV/div C: OUTPUT VOLTAGE: $V_{\rm NSW}$: 100mV/div

Typical Performance Characteristics Unless otherwise specified, T_A = 25°C, V_{IN} =

3.6V. (Continued)

V₀₅ Load Transient Response




Time (20 ms/div) DS101100-15

A: LOAD CURRENT: I_{LOAD} = 5mA to 39.6mA, 10mA/div

B: OUTPUT VOLTAGE: V₀₅: 10mV/div

V_{NSW} Load Transient Response




Time (20 ms/div) DS101100-16

A: LOAD CURRENT: I_{LOAD} = 4.4mA to -9.4mA, 10mA/div

B: OUTPUT VOLTAGE: V_{NSW}: 50mV/div

V_{PSW} and V_{NSW} Response to CE (with 5mA Load)




Time (20 ms/div) DS101100-17

A: CE INPUT: 5V/div

B: OUTPUT VOLTAGE: V_{PSW}: 5V/div

C: OUTPUT VOLTAGE: V_{NSW} : 5V/div


${ m V_{05}}$ Response to SDP (with 5mA Load)



Time (20 ms/div) DS101100-18

A: SDP INPUT: 5V/div B: OUTPUT VOLTAGE: 5V/div


V_{NSW} Response to SDP (with 5mA Load)



Time (20 ms/div) DS101100-19

A: SDP INPUT: 5V/div B: OUTPUT VOLTAGE (V_{NSW}): 5V/div

V_{NSW} Response to SDN (with 5mA Load)



Time (20 ms/div)
DS101100-20

.

A: SDN INPUT: 5V/div

B: OUTPUT VOLTAGE (V_{NSW}): 5V/div

Detailed Device Description




FIGURE 1. Functional Block Diagram

The LM2685 CMOS charge pump voltage converter operates as an input voltage doubler, +5V regulator and inverter for an input voltage in the range of +2.85V to +6.5V. It delivers maximum load currents of 50mA and 15mA for the regulated +5V and the inverted output voltages respectively, with an operating current of only 800µA. It also has a typical shutdown current of 6µA. All these performance qualities make the LM2685 an ideal device for battery powered systems.

The LM2685 has three main functional blocks: a voltage doubler, a low dropout (LDO) regulator, and a voltage inverter. *Figure 1* shows the LM2685 functional block diagram.

Voltage Doubler

The voltage doubler stage doubles the input voltage $V_{\rm IN}$, within the range of +2.85V to +5.4V. For $V_{\rm IN}$ above 5.4V, the doubler shuts off and the input voltage is passed directly to $V_{\rm DBL}$ via an internal power switch.

The doubler contains four large CMOS switches which are switched in a sequence to double the input supply voltage. Figure 2 illustrates the voltage conversion scheme. When S2 and S4 are closed, C1 charges to the supply voltage V $_{\rm IN}$ During this time interval, switches S1 and S3 are open. In the next time interval, S2 and S4 are opened at the same time, S1 and S3 are closed, the sum of the input voltage V $_{\rm IN}$ and the voltage across C1 gives the 2V $_{\rm In}$ and the voltage across C1 gives the 2V $_{\rm IN}$ at V $_{\rm DBL}$ output. V $_{\rm DBL}$ supplies the LDO regulator. It is recommended not to load V $_{\rm DBL}$ when V $_{\rm O5}$ has a load of 50mA. For proper operation, the sum of V $_{\rm DBL}$ and V $_{\rm O5}$ loads must not be more than 50mA.




FIGURE 2. Voltage Doubler Principle

+5 LDO Regulator

 $\rm V_{DBL}$ is the input to an LDO regulator that regulates it to a +5 output voltage at $\rm V_{05}.~V_{PSW}$ is tied to $\rm V_{05}$ through a series switch PSW. The LDO output capacitor (4.7µF Tantalum) may be tied to either $\rm V_{05}$ or $\rm V_{PSW}.$

Inverter

From the V $_{05}$ output, a -5V output is created at V $_{NEG}$ by means of an inverting charge pump. This negative output is unregulated, meaning that it's output will droop as the load current at V $_{NEG}$ increases. The inverter contains four large CMOS switches which are in a sequence to invert the input supply voltage. *Figure 3* illustrates the voltage conversion scheme. When S1 and S3 are closed, C1 charges to the supply voltage V $_{05}$. During this time interval, switches S2 and S4 are open. In the second time interval, S1 and S3 are open;at the same time, S2 and S4 are closed, C1 is charging C2. After a number of cycles, the voltage cross C2 will be pumped to V $_{05}$. Since the anode of C2 is connected to ground, the output at the cathode of C2 equals $-(V_{05})$ when there is no load current. The output voltage drop when a load

www.national.com

Detailed Device Description

(Continued)

is added is determined by the parasitic resistance ($R_{\rm ds}(on)$ of the MOSFET switches and the ESR of the capacitors) and the charge transfer loss between capacitors.




FIGURE 3. Voltage Inverter Principle


Shutdown and Load Disconnect

In addition to the nominal charge pump and regulator functions, the LM2685 features shutdown and load disconnect circuitry. CE (chip enable) and SDP (shutdown positive) perform the same task with opposite input polarities. When CE is low or SDP is high, all circuit blocks are disabled and $\rm V_{05}$ falls to ground potential. This is the same result as when the die temperature exceeds 150°C (typical), and the device's internal thermal shutdown is triggered.

Forcing SDN (shutdown negative) high disables only the inverting charge pump. The doubling charge pump and the LDO regulator continue to operate, so the $\rm V_{05}$ and the $\rm V_{PSW}$ remain at 5V.

The LM2685 incorporates two low impedance switches tied to the $\rm V_{05}$ and $\rm V_{NEG}$ outputs, because some special applications require load disconnect and this is achievable via the switches. Switch PSW connects $\rm V_{05}$ to $\rm V_{PSW}$, and switch NSW connects $\rm V_{NEG}$ to $\rm V_{NSW}$. In normal operation, these switches are closed, allowing 5V loads to be tied to either $\rm V_{05}$ or $\rm V_{PSW}$ and $\rm -5V$ loads to be tied to either $\rm V_{NEG}$ or $\rm V_{NSW}$. Driving SDN high opens switch NSW only, while forcing CE low or SDP high, opens both the PSW and NSW.

7 www.national.com



TSSOP-14 Package 14-Lead Thin Shrink Small-Outline Package For Ordering, Refer to Ordering Information Table NS Package Number MTC14

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507