# CLC5958 14-bit, 52MSPS A/D Converter

## **General Description**

The CLC5958 is a monolithic 14-bit, 52MSPS analog-to-digital converter. The ultra-wide dynamic range and high sample rate of the device make it an excellent choice for wideband receivers found in multi-channel basestations. The CLC5958 integrates a low distortion track-and-hold amplifier and a 14-bit multi-stage quantizer on a single die. Other features include differential analog inputs, low jitter differential clock inputs, an internal bandgap voltage reference, and CMOS/TTL compatible outputs. The CLC5958 is fabricated on the National ABIC-V 0.8 micron BiCMOS process.

The CLC5958 features a 90dB spurious free dynamic range (SFDR) and a 70dB signal to noise ratio (SNR). The balanced differential analog inputs ensure low even-order distortion, while the differential clock inputs permit the use of balanced clock signals to minimize clock jitter. The 48-pin CSP package provides an extremely small footprint for applications where space is a critical consideration. The package also provides a very low thermal resistance to ambient. The CLC5958 may be operated with a single +5V power supply. Alternatively, an additional supply may be used to program the digital output levels over the range of +3.3V to +5V. Operation over the industrial temperature range of -40°C to +85°C is guaranteed. National Semiconductor tests each part to verify compliance with the guaranteed specifications.

## Features

- 14-bit
- 52MSPS
- Ultra-wide dynamic range Noise floor: -72dBFS SFDR: 90dB
- · Excellent performance to Nyquist
- IF sampling capability
- Very small package: 48-pin CSP
- Programmable output levels: 3.3V to 5V

## Applications

- Multi-channel basestations
- Multi-standard basestations: GSM, WCDMA, DAMPS, etc.
- Smart antenna systems
- · Wireless local loop
- Wideband digital communications

19 <u>88888</u> 91
11.000880

Actual Size (Bottom View)



May 1999

© 1999 National Semiconductor Corporation Printed in the U.S.A.

CLC5958 Electrical Charact	eristics (V <sub>cc</sub> = +5V, DV <sub>cc</sub> = -	+3.3V, 52N	VISPS; unle	ess specifie	d, T <sub>min</sub> = -4	10°C, T <sub>max</sub>	= +85°C)
PARAMETERS	CONDITIONS	TEMP		RATINGS		UNITS	NOTES
			MIN	TYP	MAX		
RESOLUTION DIFF. INPUT VOLTAGE RANGE MAXIMUM CONVERSION RATE SNR SFDR SFDR EXCLUDING 2nd & 3rd HARM. NO MISSING CODES	$\begin{array}{l} f_{in} = 10 MHZ,  A_{in} = -0.6 dBFS \\ f_{in} = 10 MHZ,  A_{in} = -0.6 dBFS \\ f_{in} = 10 MHZ,  A_{in} = -0.6 dBFS \\ f_{in} = 10 MHZ,  A_{in} = -0.6 dBFS \end{array}$	Full Full +25°C +25°C +25°C +25°C	52 69 80 85	14 2.048 65 71 90 92 Guaranteed	ł	Bits V MSPS dBFS dB dB dB	1 1 1 1 1 1
NOISE AND DISTORTION							2
$f_{in} = 5MHz$ $f_{in} = 5MHz$ 2nd & 3rd harmonic distortion (w/o dithe	A <sub>in</sub> = -1dBFS A <sub>in</sub> = -20dBFS er)	+25°C +25°C		-71.0 -72.0		dBFS dBFS	2
$f_{in} = 5MHz$ $f_{in} = 20MHz$ $f_{in} = 70MHz$	$A_{in} = -1dBFS$ $A_{in} = -1dBFS$ $A_{in} = -3dBFS$	+25°C +25°C +25°C		-90 -87 -78		dBFS dBFS dBFS	
next worst harmonic distortion (w/o dithe $f_{in} = 5MHz$ $f_{in} = 20MHz$ $f_{in} = 70MHz$ worst harmonic distortion (with dither)	r) A <sub>in</sub> = -1dBFS A <sub>in</sub> = -1dBFS A <sub>in</sub> = -3dBFS	+25°C +25°C +25°C		-92 -90 -90		dBFS dBFS dBFS	3
$f_{in} = 5MHz$ $f_{in} = 20MHz$ $f_{in} = 70MHz$ $f_{in} = 70MHz$ $f_{in} = 70MHz$ (2nd & 3rd excluded)	A <sub>in</sub> = -6dBFS A <sub>in</sub> = -6dBFS A <sub>in</sub> = -6dBFS A <sub>in</sub> = -6dBFS	+25°C +25°C +25°C +25°C		-95 -95 -82 -95		dBFS dBFS dBFS dBFS	4
2-Ione IM distortion (w/o dither) f <sub>in1</sub> =12MHz, f <sub>in2</sub> = 15MHz SINAD (w/o dither)	$A_{in1} = A_{in2} = -7dBFS$	+25°C		-100		dBFS	
f <sub>in</sub> = 5MHz	A <sub>in</sub> = -1dBFS	+25°C		69		dB	
CLOCK RELATED SPURIOUS TONES fs/8, fs/4 next worst clock spur calibration sideband coefficient		+25°C +25°C +25°C		-95 -100 100e-6		dBFS dBFS	5 6
DC ACCURACY AND PERFORMANCE differential non-linearity integral non-linearity offset error gain error		+25°C +25°C +25°C +25°C +25°C		$\pm 0.3 \\ \pm 1.5 \\ \pm 2.0 \\ 2$		LSB LSB mV % of FS	
DYNAMIC PERFORMANCE large-signal bandwidth aperture jitter		+25°C +25°C		210 0.5		MHz ps(rms)	
<b>TIMING</b> effective aperture delay $(t_A)$ pipeline delay $(t_P)$ output buffer delay $(t_o)$ data valid buffer delay $(t_{DAV})$		+25°C Full +25°C +25°C		-0.2 3 6.6 6.6		ns clk cycle ns ns	
ANALOG INPUT CHARACTERISTICS single-ended input resistance single-ended capacitance		+25°C +25°C		500 3.6		Ω pF	
ENCODE INPUT CHARACTERISTICS VIH VIL differential input swing IIL IIH		Full Full Full Full Full	3.9 3.0 0.2	2 25	4.5 3.8	V V μΑ μΑ	7 7

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

CLC5958 Electrical Characteristics (V <sub>cc</sub> = +5V, DV <sub>cc</sub> = +3.3V, 52MSPS; unless specified, T <sub>min</sub> = -40°C, T <sub>max</sub> = +85°C)								
PARAMETERS	CONDITIONS	TEMP	RATINGS			UNITS	NOTES	
			MIN	TYP	MAX			
DIGITAL OUTPUT CHARACTERISTIC VOH VOL	<b>S</b> IOH = 50μA IOL = 50μA	Full Full	3.2		0.1	V V		
SUPPLY CHARACTERISTICS +5V supply current (V <sub>CC</sub> ) +3.3V supply current (DV <sub>CC</sub> ) power dissipation V <sub>CC</sub> power supply rejection ratio	+25°C +25°C +25°C +25°C		260 32 1.4 0.75	300 40	mA mA W mV/V	1 1		

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

### Notes

- 1) These parameters are 100% tested at 25°C.
- 2) Harmonics and clock spurious are removed in noise
  - measurements.
- 3) 4th or higher harmonic.
- 4) Low frequency dither injected in the DC to 500KHz band.
- Next worst clock spur is a subharmonic of fs, but not fs/8 or fs/4. See text on spurious.
- 6) See text on calibration sidebands in the application information section.
- 7) Encode levels are referenced to  $V_{CC}$ , i.e. the minimum VIH value is 1.1V below  $V_{CC}$ , and the maximum VIH value is 0.5V below  $V_{CC}$ .



### CLC5958 Timing Diagram

# Absolute Maximum Ratings

positive supply voltage	(V <sub>CC</sub> ) -0.5V to +6V
differential voltage between any two grounds	<200mV
analog input voltage range	GND to V <sub>CC</sub>
digital input voltage range	-0.5V to +V <sub>CC</sub>
output short circuit duration (one-pin to ground)	infinite
junction temperature	175°C
storage temperature range	-65°C to 150°C
lead solder duration (+240°C)	5sec

Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to

maximum ratings for extended periods may affect device reliability.

## **Recommended Operating Conditions**

positive supply voltage (V <sub>CC</sub> )	+5V ±5%
analog input voltage range	2.048V <sub>pp</sub> diff.
input coupling	AC
operating temperature range	-40°C to +85°C
digital output supply voltage (DV <sub>CC</sub> )	+3.3V ±5%
analog input common mode voltage	V <sub>cm</sub> ±0.025V

Package Thermal Resistance							
Package	$\theta_{JA}$	οι <sup>θ</sup>					
48-pin CSP	39°C/W	5°C/W					
Package Transistor Count							

Package Transistor Count

Transistor count

10,000

# **Ordering Information**

Model	Temperature Range	Description
CLC5958SLB CLC5958PCASM	-40°C to +85°C	48-pin CSP (industrial temperature range) Fully loaded evaluation board with CLC5958 ready for test.

# CLC5958 Typical Performance Characteristics (V<sub>cc</sub>= +5V, 52MSPS; unless specified)





# CLC5958 Typical Performance Characteristics (V<sub>cc</sub>= +5V, 52MSPS; unless specified)



Input Frequency (MHz)



60

70

10 20

0

30 40 50

Input Frequency (MHz)

# **CLC5958** Pin Definitions

											(Pins 13, 14) Differential inputs. Self biased at a common
1	GND		GND 48					GND	48	,	mode voltage of +3.25V. The ADC full scale input is
2	GND							GND	47		2.048V <sub>pp</sub> differential.
3	GND	0						V <sub>CC</sub>	46		
4	GND		(	CL	C59	958	}	(MSB) D13	45	ENCODE,	(Pins 9, 10) Differential clock inputs. ENCODE initiates a
5	$V_{CC}$	D12 D11					D			ENCODE	new data conversion cycle on each rising edge. Clock
6	$V_{CC}$							D11	43		signals may be sinusoidal or square waves with PECL
7	V <sub>CC</sub>	D10			D10	42		internal pipeline stages			
8	GND							D9	41		
9	ENCO	DE						D8	40	D0-D13	(Pins 28 - 34, 39 - 45) Digital data outputs. CMOS
10	ENCO	DE						D7	39		and TTL compatible. D0 is the LSB and $\overline{D13}$ is the inverted
11	GND				•			$DV_{CC}$	38		MSB. Output coding is two's complement.
12	GND							$DV_{CC}$	37	DAV	(Din 27) Data walid The vising adva of this signal accura
13	A <sub>IN</sub>							GND	36	DAV	(PIII 27) Data valid. The fising edge of this signal occurs when output data is valid and may be used to latch data
14	$\overline{A_{IN}}$				•			GND	35		into following circuitry.
15	GND							D6	34		
16	$V_{CC}$							D5	33	V <sub>CM</sub>	(Pin 21) Internal analog input common mode voltage
17	$V_{CC}$				vias			D4	32		reference. Nominally +3.25V. Can be used to establish the
18	$V_{CC}$							D3	31		analog input common mode voltage for DC coupled
19	GND							D2	30		applications (DC coupling not recommended, see
20	GND							D1	29		applications section).
21	$V_{CM}$							(LSB) DO	28	GND	(Pins 1 - 4, 8, 11, 12, 15, 19, 20, 23 - 26, 35, 36, 47, 48,
22	$V_{CC}$							DAV	27		and vias) circuit ground.
23	GND							GND	26	M	
24	GND							GND	25	VCC	(PIIIS 5 - 7, 10 - 18, 22, 46) +5V power supply. Bypass
L											capacitor.

 $DV_{CC}$ 

(Pins 37, 38) +3.3V to +5V power supply for the digital outputs. Establishes the high output level for the digital outputs. Bypass to ground with a  $0.1\mu$ F capacitor.

# CLC5958 Block Diagram



# **CLC5958 Package Dimensions**



# **CLC5958** Application Information

#### **Driving the Analog Inputs**

The differential analog inputs, AIN and  $\overline{\text{AIN}}$ , are biased from an internal 3.25V reference (a 2.4V bandgap reference plus a diode) through an on-chip resistance of 500 $\Omega$ . This bias voltage is set for optimum performance, and varies with temperature. Since DC coupling the inputs overrides the internal common mode voltage, it is recommended that the inputs to the CLC5958 be AC coupled whenever possible. The time constant of the input coupling network must be greater than 1µsec to minimize distortion due to nonlinear input bias currents. Additionally, the common mode source impedance should be less than 100 $\Omega$  at the sample rate.

If DC coupling is required, then the V<sub>CM</sub> output may be used to establish the input common mode voltage. The CLC5958 samples the common mode voltage at the internal track-and-hold output and servos the V<sub>CM</sub> output to establish the optimum common mode potential at the track-and-hold. It is possible to use the V<sub>CM</sub> output to construct an external servo loop.

Figure 1 below illustrates one input coupling method. The transformer provides noiseless single-ended to differential conversion. The two  $50\Omega$  resistors in the secondary define the input impedance and provide a low common mode source impedance through the bypass capacitors.



Figure 1: Input Coupling

Alternatively, the inputs can be driven using a differential amplifier as shown in Figure 2.

The network of Figure 2 uses a simple RC low-pass filter to roll off the noise of the differential amplifier. The network has a cutoff frequency of 40MHz. Different noise filter designs are required for different applications. For example, an IF application would require a band-pass noise filter.

The analog input lines should be routed close together so that any coupling from other sources is common mode.



**Figure 2: Differential Amplifier** 

### **Driving the ENCODE Inputs**

The ENCODE and ENCODE inputs are differential clock inputs that are referenced to  $V_{CC}$ . They may be driven with PECL input levels. Alternatively they may be driven with a differential input (e.g. a sine input) that is centered at 1.2 Volts below  $V_{CC}$  and which meets the min and max ratings for  $V_{IL}$  and  $V_{IH}$ . Low noise differential clock signals provide the best SNR performance for the converter.

The ENCODE inputs are not self biasing, so a DC bias current path must be provided to each of the inputs.

Figure 3 shows one method of driving the encode inputs.



Figure 3: ENCODE Inputs

The transformer converts the single-ended clock signal to a differential signal. The center-tap of the secondary is biased by the  $V_{BB}$  potential of the ECL buffer. The diodes in the secondary limit the input swing to the buffer.

Since the encode inputs are close to the analog inputs, it is recommended that the analog inputs be routed on the top of the board directly over a ground plane and that the encode lines be routed on the back of the board and then connected through via to the encode inputs.

### Latching the Output Data

The rising edge of DAV is approximately centered in the data transition window, and may be used to latch the output data. The DAV output has twice the load driving capability of the data outputs so that two latch clock inputs may be driven by this output.

#### **Routing Output Data Lines**

It is recommended that the ground plane be removed under the data output lines to minimize the capacitive loading of these lines. In some systems this may not be permissible because of EMI considerations.

#### Harmonics and Clock Spurious

Harmonics are created by non-linearity in the track-andhold and the quantizer. Harmonics that arise from repetitive non-linearities in the quantizer may be reduced by the application of a dither signal.

Transformers and baluns can contribute harmonic distortion, particularly at low frequencies where transformer operation relies on magnetic flux in the core. If a transformer is used to perform single-ended to differential conversion at the input, care should be taken in the selection of the transformer.

The clock is internally divided by the CLC5958 in order to generate internal control signals. These divided clocks can contribute spurious energy, principally at  $f_s/4$  and  $f_s/8$ . The clock spurious is typically less than -90dBFS.

#### **Calibration Sidebands**

The CLC5958 incorporates on-board calibration. The calibration process creates low level sideband spurious close to the carrier and near DC for some input frequencies. In most applications these sidebands will not be an issue. The sidebands add negligible power to the carrier and therefore do not reduce sensitivity in receiver applications. Also, the sidebands never fall in adjacent channels with any appreciable power. They may be visible in some very narrow-band applications, and so are documented here for completeness.

The offset of the sidebands relative to the carrier and relative to DC is derived using the equations:

n = round 
$$\left(\frac{32 f_{in}}{f_s}\right)$$
  $f_{\Delta} = \left| f_{in} - \frac{nf_s}{32} \right|$ 

where  $f\Delta$  is the sideband offset,  $f_{in}$  is the input frequency,  $f_s$  is the sample rate, and round(•) denotes integer rounding. The magnitude of the sideband relative to the carrier for a full scale input tone is approximated by the equations:

$$x = 1024 \pi f_{\Delta} / f_{s}$$
  $a_{\Delta} = \alpha \left| \frac{\sin(x)}{x} \right|$ 

where  $a_{\Delta}$  is the sideband magnitude relative to the input, and  $\alpha$  is the calibration sideband coefficient. The value of  $\alpha$  rolls off 2dB per dB as the input amplitude is reduced.

For example, assume the input frequency is 4.8671MHz and the sample rate is 52MSPS. Then the sideband offset is derived as follows:

n = round 
$$\left(\frac{32 * 4.8671e^{6}}{52e^{6}}\right) = 3$$
  
f<sub>\Delta</sub> =  $\left| 4.8671e^{6} - \frac{3 * 52e^{6}}{32} \right| = 7.9$ KHz

If the input is a full scale input, then the magnitude of the sidebands is derived as:

$$\begin{array}{c} x = 1024 \pi \ 7.9e^{-3} \ / \ 52e^{-6} \ = 0.489 \\ a_{\Delta} \ = 100e^{-6} \ * \left| \ \frac{\sin(.489)}{.489} \right| = 96e^{-6} \ = -80dBc \end{array}$$

The sidebands roll off rapidly with increasing sideband offset. For example, if the sideband is offset 200KHz from the carrier (in an adjacent GSM channel) as opposed to the 7.9KHz offset from the previous example, the sideband magnitude is reduced to -116dBc.

Figure 4 shows how the sideband offset frequency varies with input frequency at a sample rate of 52MSPS.



Figure 4: Sideband Offset vs. Input Frequency

The sideband magnitude is a function of the sideband offset, as illustrated in Figure 5.



Figure 5: Sideband Magnitude vs. Sideband Offset

#### **Power Supplies**

The V<sub>CC</sub> pins supply power to all of the CLC5958 circuitry with the exception of the digital output buffers. The DV<sub>CC</sub> pins provide power to the digital output buffers. Each supply pin should be connected to a supply (i.e. do not leave any supply pins floating).

Local groups of supply pins should be bypassed with.01uF capacitors. These capacitors should be placed as close to the part as possible. Avoid using via to the ground plane. If vias to the ground plane cannot be avoided, then use multiple vias in close proximity to the bypass capacitor.

The supplies should be bypassed in a manner to prevent supply return currents from flowing near the analog inputs. The evaluation board layout is an example of how to accomplish this.

The digital output buffer supplies (DV<sub>CC</sub>) provide a means for programming the output buffer high level. Supply values ranging from 3.3V to 5.0V may be applied to these pins. In general, best performance is achieved with DV<sub>CC</sub> set to 3.3V.

#### Layout Recommendations for the CSP

The 48 lead chip scale package not only provides a small footprint, but also provides an excellent connection to ground. The thermal vias on the bottom of the package also serve as additional ground pads. The solder pad dimensions on the pc board should match the package pads 1:1.

#### Soldering Recommendations for the CSP

A 4 mil thick stencil for the solder screen printing is recommended. The suggested IR reflow profile is:

Ramp Up:	2°C/sec
Dwell Time > 183°C:	75 sec
Solder Temperature:	215°C
(max solder temperature):	235°C
Dwell Time @ Max Temp:	5 sec
Ramp Down:	2°C/sec

# **CLC5958 Evaluation Board**

#### Description

The CLC5958 evaluation printed circuit board provides a convenient test bed for rapid evaluation of the CLC5958. It illustrates the proper approach to layout in order to achieve best performance, and provides a performance benchmark.

### **Analog Input**

The CLC5958 evaluation board is configured to be driven by a single-ended signal at the AIN SMA connector (the AIN connector is disconnected). The AIN SMA connector should be driven from a 50 $\Omega$  source impedance. A full scale input is approximately 1.4V<sub>pp</sub> (7dBm). The single-ended input is converted to a differential input by an on-board transformer.

When performing sine wave testing, it is critical that the input sine wave be filtered to remove harmonics and source noise.

#### **Encode Input**

The CLK SMA connector is the encode input and should also be driven from a  $50\Omega$  source. A low jitter 16dBm sine wave should be applied at this input. In some cases it may be necessary to band-pass filter the sine wave in order to achieve low jitter.

The single-ended clock input is converted to a differential signal by an on-board transformer and buffered by an ECL buffer.

### **Digital Outputs**

The digital outputs are available at the Eurocard connector (J1). Data bits D0 through  $\overline{D13}$  are available at J1 pins 18B through 5B. The data ready signal (labeled DR in the schematic) is available at J1 pin 20B. These outputs are also available at the HP 01650-63203 termination adapter for direct connection to an HP logic analyzer (see evaluation board schematic). The outputs are buffered by 3.3V digital latches. The falling edge of the data ready signal may be used to latch the output data.

#### **Supply Voltages**

Power is sourced to the board through the Eurocard connector. A 5V supply should be connected at J1 pins 32A and 32B. A 3.3V supply should be connected at J1 pins 31A and 31 B. The ground return for these supplies is at J1 pins 27A, 27B, 28A, and 28B. It is recommended that low noise linear supplies be used.

# **CLC5958 Evaluation Board Layout**



CLC5958PCASM Layer 2



CLC5958PCASM Layer 1



CLC5958PCASM Layer 4



CLC5958PCASM Layer 3

# **CLC5958 Evaluation Board Schematic**



### **Customer Design Applications Support**

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

#### Life Support Policy

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.