

NC7SZD384

TinyLogic™ UHS 1-Bit Low Power Bus Switch with Level Shifting

General Description

The NC7SZD384 provides 1-bit of high-speed CMOS TTL-compatible bus switch. The low on resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 1-bit switch with a bus enable (\overline{OE}) signal. When \overline{OE} is LOW, the switch is on and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is open and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3.3V through the switch.


Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- 5Ω switch connection between two ports
- Designed to be used in level-shifting applications
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZD384M5X	MA05B	8Z4D	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZD384P5X	MAA05A	Z4D	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZD384L6X	MAC06A	A4	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions


Pin Name	Description
\overline{OE}	Bus Switch Enable
A	Bus A
B	Bus B
NC	No Connect

Function Table

\overline{OE}	B_O	Function
L	A_O	Connect
H	HIGH-Z State	Disconnect


Connection Diagrams

Pin Assignments for SC70 and SOT23



(Top View)

Pad Assignments for MicroPak



(Top Thru View)

TinyLogic™ and MicroPak™ are trademarks of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings ^(Note 1)				Recommended Operating Conditions ^(Note 3)		
Supply Voltage (V_{CC})	-0.5V to +7.0V			Power Supply Operating (V_{CC})	4.5V to 5.5V	
DC Switch Voltage (VS)	-0.5V to +7.0V			Input Voltage (V_{IN})	0V to 5.5V	
DC Input Voltage (V_{IN}) (Note 2)	-0.5V to +7.0V			Output Voltage (V_{OUT})	0V to 5.5V	
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	-50 mA			Input Rise and Fall Time (t_r, t_f)		
DC Output (I_{OUT}) Sink Current	128 mA			Switch Control Input	0 ns/V to 5 ns	
DC V_{CC}/GND Current ($I_{CC/GND}$)	± 100 mA			Switch I/O	0 ns/V to DC	
Storage Temperature Range (T_{STG})	-65°C to +150°C			Operating Temperature (T_A)	-40°C to +85°C	
Junction Temperature under bias (T_J)	+150°C			Thermal Resistance (θ_{JA})		
Junction Lead Temperature (T_L) (Soldering, 10 seconds)	+260°C			SOT23-5	300°C/Watt	
Power Dissipation (P_D) @ +85°C	200 mW			SC70-5	425°C/Watt	
SOT23-5	150 mW					
SC70-5						
				Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.		
				Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.		
				Note 3: Unused inputs must be held HIGH or LOW. They may not float.		
DC Electrical Characteristics						
Symbol	Parameter	V_{CC} (V)	$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			Conditions
			Min	Typ (Note 4)	Max	
V_{IK}	Maximum Clamp Diode Voltage	4.5		-1.2	-V	$I_{IN} = -18$ mA
V_{IH}	HIGH Level Input Voltage	4.5–5.5	2.0		V	
V_{IL}	LOW Level Input Voltage	4.5–5.5		0.8	V	
V_{OH}	HIGH Level Output Voltage	4.5–5.5	See Figure 3		V	$V_{IN} = V_{CC}$
I_I	Input Leakage Current	0–5.5		± 1.0	μA	$0 \leq V_{IN} \leq 5.5\text{V}$
I_{OFF}	"OFF" Leakage Current	5.5		± 10.0	μA	$0 \leq A, B, \leq V_{CC}$
R_{ON}	Switch On Resistance (Note 5)	4.5	5	7	Ω	$V_{IN} = 0\text{V}, I_I = 64$ mA
			5	7	Ω	$V_{IN} = 0\text{V}, I_I = 30$ mA
			35	50	Ω	$V_{IN} = 2.4\text{V}, I_I = 15$ mA
I_{CC}	Quiescent Supply Current Switch On Switch Off	5.5	0.8	1.5	mA	$V_{IN} = V_{CC}$ or GND, $I_O = 0$
				10		$\overline{OE} = \text{GND}$
						$\overline{OE} = V_{CC}$
ΔI_{CC}	Increase in I_{CC} per Input (Note 6)	5.5	0.8	2.5	mA	$\overline{OE} = 3.4\text{V}, I_O = 0$, Control Input only.
Note 4: All typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$.						
Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.						
Note 6: Per TTL driven input ($V_{IN} = 3.4\text{V}$, control input only). A and B pins do not contribute to I_{CC} .						

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			Units	Conditions	Figure Number
			Min	Typ	Max			
t_{PHL}, t_{PLH}	Propagation Delay Bus to Bus (Note 8)	4.5–5.5		0.25	ns		$V_I = \text{OPEN}$	Figures 1, 2
t_{PZL}, t_{PZH}	Output Enable Time	4.5–5.5	1.5	7.5	ns		$V_I = 7\text{V}$ for t_{PZL} $V_I = \text{OPEN}$ for t_{PZH}	Figures 1, 2
t_{PLZ}, t_{PHZ}	Output Disable Time	4.5–5.5	1.0	6.0	ns		$V_I = 7\text{V}$ for t_{PLZ} $V_I = \text{OPEN}$ for t_{PHZ}	Figures 1, 2

Note 7: All typical values are $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$.

Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 9)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Control Pin Input Capacitance	2	5	pF	$V_{CC} = 5.0\text{V}$
$C_{I/O}$	Input/Output Capacitance	4.5	10	pF	$V_{CC} = 5.0\text{V}$

Note 9: $T_A = 25^\circ\text{C}$ $f = 1\text{MHz}$

AC Loading and Waveforms




FIGURE 1. AC Test Circuit

Note: Input driven by 50Ω source terminated in 50Ω .

C_L includes load and stray capacitance.

Input PRR = 1.0 MHz $t_w = 500$ ns.





FIGURE 2. AC Waveforms




DC Characteristics**FIGURE 3. Typical High Level Output Voltage vs. Supply Voltage**

Tape and Reel Specification

TAPE FORMAT for SC70 and SOT23

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
M5X, P5X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)



Package	Tape Size	DIM A	DIM B	DIM F	DIM Ko	DIM P1	DIM W
SC70-5	8 mm	0.093 (2.35)	0.096 (2.45)	0.138 ± 0.004 (3.5 ± 0.10)	0.053 ± 0.004 (1.35 ± 0.10)	0.157 (4)	0.315 ± 0.004 (8 ± 0.1)
SOT23-5	8 mm	0.130 (3.3)	0.130 (3.3)	0.138 ± 0.002 (3.5 ± 0.05)	0.055 ± 0.004 (1.4 ± 0.11)	0.157 (4)	0.315 ± 0.012 (8 ± 0.3)

Tape and Reel Specification (Continued)

TAPE FORMAT for MicroPak

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
L6X	Leader (Start End) Carrier Trailer (Hub End)	125 (typ) 5000 75 (typ)	Empty Filled Empty	Sealed Sealed Sealed

Diagram illustrating the tape layout. The top part shows the tape with cavity positions and dimensions A and B. Dimension A is 8.00 +0.30 -0.10, dimension B is 4.00, and dimension C is Ø 1.50 +0.10 -0.00. The bottom part shows a cross-section of the tape with dimensions D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z.

DIRECTION OF FEED →

SECTION A-A
SCALE:10X

SECTION B-B
SCALE:10X

REEL DIMENSIONS inches (millimeters)

Diagram showing reel dimensions. The top view shows the reel with dimensions A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z. Detail X shows the tape slot with dimensions A, B, C, D. The side view shows the reel with dimensions W₁, W₂, W₃, and N.

DETAIL X
SCALE: 3X


Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)

www.fairchildsemi.com



6

NC7SZD384

Physical Dimensions inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION




DETAIL A

5-Lead SOT23, JEDEC MO-178, 1.6mm
Package Number MA05B

NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC
MO-178, ISSUE B, VARIATION AA,
DATED JANUARY 1999.
B) ALL DIMENSIONS ARE IN MILLIMETERS.

MA05BRevC

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

NOTES:

A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.


MAA05ARevC

B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

C. DIMENSIONS ARE IN MILLIMETERS.

**5-Lead SC70, EIAJ SC-88a, 1.25mm Wide
Package Number MAA05A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

**6-Lead MicroPak, 1.0mm Wide
Package Number MAC06A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com