# FAIRCHILD

# NC7SZ384 TinyLogic<sup>™</sup> UHS 1-Bit Low Power Bus Switch

## **General Description**

#### **Features**

- Ultra small MicroPak<sup>™</sup> leadless package
- **Ξ** 5Ω switch connection between two ports
- Minimal propagation delay through the switch ■ Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level

## Ordering Code:

SEMICONE				November 1996 Revised March 2002
	-	S 1-Bit I	_ow Power Bus Switc	:h
	provides 1-bit of bus switch. The buts to be conne delay and with noise. The devic s enable $(\overline{OE})$ s and Port A is co e switch is ope	f ultra high-spee low On Resistar ected to outputs out generating ce is organized signal. When OE onnected to Port n and a high-im	acc of the ■ Ultra small MicroPak™ leadle   with mini-additional 5Ω switch connection betwee   as a 1-bit ■ Minimal propagation delay the   is LOW, ■ Low I <sub>CC</sub> B. When ■ Zero bounce in flow-through	ess package en two ports nrough the switch mode
	Cada			
Ordering				
Order	Package	Product Code	Package Description	Supplied As
Order Number		Product Code Top Mark 8Z84	5 · ·	
Order	Package Number	Top Mark	Package Description 5-Lead SOT23, JEDEC MO-178, 1.6mm 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	Supplied As 3k Units on Tape and Reel 3k Units on Tape and Reel

## Logic Diagram




## **Pin Description**


Pin Name	Description
OE	Bus Switch Enable
А	Bus A
В	Bus B
NC	No Connect

### **Truth Table**

OE	B <sub>O</sub>	Function
L	A <sub>O</sub>	Connect
Н	HIGH-Z State	Disconnect

## **Connection Diagrams**





#### (Top Thru View)

TinyLogic™ and MicroPak™ are trademarks of Fairchild Semiconductor Corporation.

© 2002 Fairchild Semiconductor Corporation DS012178

## Absolute Maximum Ratings(Note 1)

Absolute Maximum Ra	tings(Note 1)	Recommended Operat	ting
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions (Note 3)	
DC Switch Voltage (V <sub>S</sub> )	-0.5V to +7.0V	Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V	Input Voltage (V <sub>IN</sub> )	0V to 5.5V
DC Input Diode Current		Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
(I <sub>IK</sub> ) V <sub>IN</sub> < 0V	–50 mA	Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
DC Output (I <sub>OUT</sub> ) Sink Current	128 mA	Switch Control Input	0 ns/V to 5 ns
DC V <sub>CC</sub> /GND Current		Switch I/O	0 ns/V to DC
(I <sub>CC</sub> /I <sub>GND</sub> )	±100 mA	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
Storage Temperature Range		Thermal Resistance ( $\theta_{JA}$ )	
(T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	SOT23-5	300°C/W
Junction Temperature		SC70-5	425°C/W
under Bias (T <sub>J</sub> )	+150°C	Note 1: The "Absolute Maximum Ratings" are t	,
Junction Lead Temperature (TL)		the safety of the device cannot be guaranteed. operated at these limits. The parametric value	
(Soldering, 10 Seconds)	+260°C	Characteristics tables are not guaranteed at the	
Power Dissipation (P <sub>D</sub> ) @ +85°C		The "Recommended Operating Conditions" tab for actual device operation.	le will define the conditions
SOT23-5	200 mW	Note 2: The input and output negative voltage	
SC70-5	150 mW	the input and output diode current ratings are ob <b>Note 3:</b> Unused inputs must be held HIGH or LO	

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			Units	Conditions
	i arameter	(V)	Min	Тур	Max	Units	Conditions
VIK	Clamp Diode Voltage	4.5			-1.2	-V	$I_{IN} = -18 \text{ mA}$
V <sub>IH</sub>	HIGH Level Input Voltage	4.5–5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.5–5.5			0.8	V	
I <sub>IN</sub>	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
I <sub>OFF</sub>	"OFF" Leakage Current	5.5			±10.0	μA	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		3	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 4)	4.5		3	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		6	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0		10	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current	5.5			10	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
							I <sub>O</sub> = 0
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input (Note 5)	5.5		0.9	2.5	mA	$V_{IN} = 3.4V$ , $I_O = 0$ , Control Input only

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Per TTL driven input (V $_{\rm IN}$  = 3.4V, control input only). A and B pins do not contribute to I $_{\rm CC}.$ 

AC E	AC Electrical Characteristics									
Symbol	Parameter	V <sub>cc</sub>	$\label{eq:T_A} \begin{split} & \textbf{T}_{\textbf{A}} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}, \\ & \textbf{C}_{\textbf{L}} = \textbf{50} \text{ pF, } \textbf{RU} = \textbf{RD} = \textbf{500}\Omega \end{split}$		Units	Conditions	Figure			
		(V)	Min	Typ (Note 6)	Max			Number		
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	4.0-5.5			0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2		
t <sub>PZL</sub> ,	Output Enable Time	4.5-5.5	1.0	2.5	5.0	ns	$V_I = 7V$ for $t_{PZL}$	Figures		
t <sub>PZH</sub>		4.0	1.0		5.5	ns	$V_I = OPEN$ for $t_{PZH}$	1, 2		
t <sub>PLZ</sub> ,	Output Disable Time	4.5–5.5	1.0	2.5	5.0	ns	$V_I = 7V$ for $t_{PLZ}$	Figures		
t <sub>PHZ</sub>		4.0	1.0		5.5	ns	$V_I = OPEN \text{ for } t_{PHZ}$	1, 2		


# Capacitance (Note 8)

Symbol Parameter		Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	2	6	pF	$V_{CC} = 5.0V$
C <sub>I/O</sub>	Input/Output Capacitance	4.5	10	pF	$V_{CC}, \overline{BE} = 5.0V$

Note 6: All typical values are V  $_{CC}$  = 5.0V, T  $_{A}$  = 25  $^{\circ}C.$ 

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). Note 8:  $T_A = 25^{\circ}C$ , f = 1 MHz.


## **AC Loading and Waveforms**



Input driven by 50 Source terminated in 50 C\_L includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_W$  = 500 ns


#### FIGURE 1. AC Test Circuit







# Tape and Reel Specification TAPE FORMAT for SOT23 and SC70

Package	Tape	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
M5X, P5X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	










SECTION A-A


BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	0	0.093	0.096	$0.138\pm0.004$	$0.053\pm0.004$	0.157	$0.315\pm0.004$
	8 mm	(2.35)	(2.45)	$(3.5\pm0.10)$	$(1.35\pm0.10)$	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	$0.138\pm0.002$	$0.055\pm0.004$	0.157	$0.315\pm0.012$
		(3.3)	(3.3)	$(3.5\pm0.05)$	$(1.4\pm0.11)$	(4)	(8 ± 0.3)










NC7SZ384 TinyLogic™ UHS 1-Bit Low Power Bus Switch



Notes:

1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS

3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

#### 6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.5

0.4 0.3

0.75

www.fairchildsemi.com