FAIRCHILD

SEMICONDUCTOR

NC7ST04 TinyLogic™ HST Inverter

General Description

The NC7ST04 is a single high performance CMOS Inverter, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both input and output with respect to the $V_{\rm CC}$ and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge rate. The TTL-compatible input facilitates TTL to NMOS/CMOS interfacing. Device performance is similar to MM74HCT but with % the output current drive of HC/HCT.

February 1997 Revised April 2002

NC7ST04 TinyLogic[™] HST Inverter

Order Package Product Code Number Number Top Mark			Package Description	Supplied As		
VC7ST04M5X	C7ST04M5X MA05B 8S04 5-		5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel		
C7ST04P5X	MAA05	A T04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Ree		
IC7ST04L6X	MAC06	A XX	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Ree		
Logic Sy	vmbol		Connection Diagra	ms		
	IEEE	/IEC	Pin Assignments for	SC70 and SOT23		
Α -		1 Y	NC 1	5 V _{CC}		
Pin Desc	riptions			പ		
Pin Names Description		Description	GND 3			
	A	Input				
Y Output			(Top Vi	ew)		
	NC	No Connect	Pad Assignments	for MicroPak		
Functior	n Table					
	Y	= A		6 V _{CC}		
	Input	Output	A 2	5 NC		
	Α	Y				
	L	Н	GND 3	4 Y		
	Н	L				
H = HIGH Logic Lo _ = LOW Logic Le			(Top Thru	View)		
J. J						
	lines Delvīti nes ter de	marks of Fairchild Semico				

Features

TTL-compatible inputs

■ Space saving SOT23 or SC70 5-lead package

 \blacksquare Low Quiescent Power; I_{CC} <1 μA typ, V_{CC} = 5.5V

■ Balanced Output Drive; 2 mA I_{OL}, -2 mA I_{OH}

■ Ultra small MicroPak[™] leadless package
■ High Speed; t_{PD} <7 ns typ, V_{CC} = 5V, C_L = 15 pF

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V	Con
DC Input Diode Current (I _{IK})		Supply
$V_{IN} < -0.5V$	–20 mA	Input \
$V_{IN} \ge V_{CC} + 0.5V$	+20 mA	Outpu
DC Input Voltage (VIN)	–0.5V to V _{CC} +0.5V	Opera
DC Output Diode Current (I _{OK})		Input I
$V_{OUT} < -0.5V$	–20 mA	V _{CC}
$V_{OUT} > V_{CC} + 0.5V$	+20 mA	Therm
Output Voltage (V _{OUT})	–0.5V to V _{CC} +0.5V	SOT
DC Output Source or Sink		SC7
Current (I _{OUT})	±12.5 mA	
DC V _{CC} or Ground Current per		
Supply Pin (I_{CC} or I_{GND})	±25 mA	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	
Junction Temperature (T _J)	150°C	Note 1: /
DC V_{CC} or Ground Current per		age to th without e
(Soldering, 10 seconds)	260°C	power su does not
Power Dissipation (P _D) @ +85°C		tions.
SOT23-5	200 mW	Note 2: \
SC70-5	150 mW	
	DC Input Diode Current (I _{IK}) $V_{IN} < -0.5V$ $V_{IN} \ge V_{CC} + 0.5V$ DC Input Voltage (V _{IN}) DC Output Diode Current (I _{OK}) $V_{OUT} < -0.5V$ $V_{OUT} > V_{CC} + 0.5V$ Output Voltage (V _{OUT}) DC Output Source or Sink Current (I _{OUT}) DC V _{CC} or Ground Current per Supply Pin (I _{CC} or I _{GND}) Storage Temperature (T _{STG}) Junction Temperature (T _J) DC V _{CC} or Ground Current per (Soldering, 10 seconds) Power Dissipation (P _D) @ +85°C SOT23-5	$\begin{array}{c} \text{DC Input Diode Current (I_{IK})} \\ \text{V}_{IN} < -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{IN} \geq \text{V}_{CC} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{IN})} & -0.5 \text{V to V}_{CC} + 0.5 \text{V} \\ \text{DC Output Diode Current (I_{OK})} \\ \text{V}_{OUT} < -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{OUT} < -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{OUT} > \text{V}_{CC} + 0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{OUT} > \text{V}_{CC} + 0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{OUT} > \text{V}_{CC} + 0.5 \text{V} & -20 \text{ mA} \\ \text{Output Voltage (V_{OUT})} & -0.5 \text{V to V}_{CC} + 0.5 \text{V} \\ \text{DC Output Source or Sink} \\ \text{Current (I_{OUT})} & \pm 12.5 \text{ mA} \\ \text{DC V}_{CC} \text{ or Ground Current per} \\ \text{Supply Pin (I}_{CC} \text{ or I}_{GND}) & \pm 25 \text{ mA} \\ \text{Storage Temperature (T}_{J}) & 150^{\circ}\text{C} \\ \text{Junction Temperature (T}_{J}) & 150^{\circ}\text{C} \\ \text{DC V}_{CC} \text{ or Ground Current per} \\ \text{(Soldering, 10 seconds)} & 260^{\circ}\text{C} \\ \text{Power Dissipation (P}_{D}) @ +85^{\circ}\text{C} \\ \text{SOT23-5} & 200 \text{ mW} \end{array}$

Recommended Operating

ditions (Note 2) ly Voltage 4.5V-5.5V Voltage (VIN) $0V-V_{CC}$ $0V-V_{CC}$ ut Voltage (V_{OUT}) $-40^\circ C$ to $+85^\circ C$ ating Temperature (T_A) Rise and Fall Time (t_r, t_f) _C = 5.0V 0–500 ns mal Resistance (θ_{JA}) 300°C/W)T23-5 70-5 425°C/W

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics

Symbol	Parameter	V _{cc}	V_{CC} $T_A = +25^{\circ}C$			$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$		Units	Conditions	
	Falameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Input Voltage	4.5-5.5	2.0			2.0		V		
V _{IL}	LOW Level Input Voltage	4.5-5.5			0.8		0.8	V		
V _{ОН}	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$I_{OH}=-20~\mu\text{A},~V_{IN}=V_{IL},$	
		4.5	4.18	4.35		4.13		V	$I_{OH} = -2 \text{ mA}$	
V _{OL}	LOW Level Output Voltage	4.5		0	0.1		0.1	V	$I_{OL}=20~\mu\text{A},~V_{IN}=V_{IH},$	
		4.5		0.10	0.26		0.33	V	$I_{OL} = 2 \text{ mA}$	
I _{IN}	Input Leakage Current	5.5			±0.1		±1.0	μΑ	$0 \leq V_{IN} \leq 5.5 V$	
I _{CC}	Quiescent Supply Current	5.5			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{CCT}	I _{CC} per Input	5.5			2.0		2.9	mA	Input $V_{IN} = 0.5V$ or 2.4V	

Symbol	Parameter	V _{CC}	T _A = +25°C			$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions	Figure
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t _{PLH} ,	Propagation Delay	5.0		3.5	12			ns	C _I = 15 pF	
t _{PHL}		5.0		6.0	17			115	CL = 15 pr	
		4.5		6.2	16		20	ns		Figures
		4.5		11.4	27		31			1, 3
		5.5		4.3	14		18			
		5.5		11.1	26		30			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	$C_L = 15 \text{ pF}$	
t _{THL}		4.5		11	25		31			Figures 1, 3
		5.5		10	21		26	ns	C _L = 50 pF	1, 0
CIN	Input Capacitance	Open		2	10			pF		
CPD	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CCstatic}).$

AC Loading and Waveforms




 \mathbf{C}_{L} includes load and stray capacitance

Input PRR = 1.0 MHz, t_w = 500 ns

FIGURE 1. AC Test Circuit




Input = AC Waveform; PRR = Variable; Duty Cycle = 50% FIGURE 2. I_{CCD} Test Circuit






Tape and Reel Specification TAPE FORMAT for SC70 and SOT23

Package	Таре	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
M5X, P5X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	









. .181 MIN. [30]


BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-5	0 11111	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8±0.1)
SOT23-5	8 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
	8 mm	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)




www.fairchildsemi.com





www.fairchildsemi.com



www.fairchildsemi.com

www.fairchildsemi.com

user.