

July 2001 Revised February 2002

# NC7NZ17

# **TinyLogic™ UHS Triple Buffer** with Schmitt Trigger Inputs

#### **General Description**

The NC7NZ17 is a triple buffer with Schmitt trigger inputs from Fairchild's Ultra High Speed Series of TinyLogic™ in the US8 package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> range. The inputs and outputs are high impedance when  $\mathrm{V}_{\mathrm{CC}}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{\mbox{\footnotesize CC}}$  operating voltage. Schmitt trigger inputs typically achieve 1V hysteresis between the positive going and negative going input threshold voltage at 5V  $V_{CC}$ .


#### **Features**

- Space saving US8 surface mount package
- Ultra High Speed:  $t_{PD}$  3.6 ns Typ into 50 pF at 5V  $V_{CC}$
- High Output Drive: ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V to 5.5V
- Power down high impedance inputs/outputs
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

### **Ordering Code:**

		Product		
Order	Package	Code	Package Description	Supplied As
Number	Number	Top Mark		
NC7NZ17K8X	MAB08A	7NZ17	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel

# **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>	Data Inputs
Y <sub>1</sub> , Y <sub>2</sub> , Y <sub>3</sub>	Output

#### **Function Table**

$$\mathbf{Y} = \mathbf{A}$$


Input	Output
Α	Y
L	L
Н	Н

H = HIGH Logic Level


L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

### **Connection Diagrams**



# Pin One Orientation Diagram



Pin One

AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

# **Absolute Maximum Ratings**(Note 1)

DC Input Diode Current (I<sub>IK</sub>)

 $@ \ V_{IN} < -0.5V \\ \ \, -50 \ mA \\ \ \, DC \ Output \ Diode \ Current \ (I_{OK})$ 

Junction Temperature under Bias (T<sub>J</sub>)
Junction Lead Temperature (T<sub>L</sub>)

 $(\mbox{Soldering, 10 seconds}) \mbox{ 260 °C} \\ \mbox{Power Dissipation ($P_{\rm D}$) @ +85 °C} \mbox{ 250 mW} \\ \mbox{} \mbox{}$ 

# Recommended Operating Conditions (Note 2)

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifi-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Cumbal	Dovemeter	V <sub>CC</sub>	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°	T <sub>A</sub> = -40°C to +85°C		Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>P</sub>	Positive Threshold	1.65	0.7	1.07	1.5	0.7	1.5			
	Voltage	2.3	1.0	1.38	1.8	1.0	1.8			
		3.0	1.3	1.74	2.2	1.3	2.2	V		
		4.5	1.9	2.43	3.1	1.9	3.1			
		5.5	2.2	2.88	3.6	2.2	3.6			
V <sub>N</sub>	Negative Threshold	1.65	0.25	0.56	0.9	0.25	0.9			
	Voltage	2.3	0.40	0.75	1.15	0.40	1.15			
		3.0	0.6	0.98	1.5	0.6	1.5	V		
		4.5	1.0	1.42	2.0	1.0	2.0			
		5.5	1.2	1.68	2.3	1.2	2.3			
V <sub>H</sub>	Hysteresis Voltage	1.65	0.15	0.51	1.0	0.15	1.0			
		2.3	0.25	0.62	1.1	0.25	1.1			
		3.0	0.4	0.76	1.2	0.4	1.2	V		
		4.5	0.6	1.01	1.5	0.6	1.5			
		5.5	0.7	1.20	1.7	0.7	1.7			
V <sub>OH</sub>	HIGH Level Output	1.65	1.55	1.65		1.55				
	Voltage	2.3	2.2	2.3		2.2				$I_{OH} = -100  \mu A$
		3.0	2.9	3.0		2.9				ΙΟΗ = -100 μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V	$V_{IN}=V_{IH} \\$	$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.14		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.75		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.62		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.13		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output	1.65		0.0	0.1		0.1			
	Voltage	2.3		0.0	0.1		0.1			$I_{OL} = 100  \mu A$
		3.0		0.0	0.1		0.1			10L 100 ps.
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V	$V_{\text{IN}} = V_{\text{IL}}$	I <sub>OL</sub> = 4 mA
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.16	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.24	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.25	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V,$	
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	$V_{IN}$ or $V_{OU}$	T = 5.5V
	•									

150°C

# DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$			T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	
Cy	. a. a.iiotoi	(V)	Min	Тур	Max	Min Max		•		
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			1.0		10	μΑ	V <sub>IN</sub> = 5.5V, GND	

# **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Fig. No.
Oyillboi		(V)	Min	Тур	Max	Min	Max	Onics	Conditions	1 ig. ito.
t <sub>PLH</sub>	Propagation Delay	$1.8 \pm 0.15$	2.0	6.9	11.9	2.0	13.1			
t <sub>PHL</sub>		$2.5 \pm 0.2$	1.5	4.8	8.2	1.5	9.0	ns	C <sub>L</sub> = 15 pF,	Figures
		$3.3 \pm 0.3$	1.0	3.7	5.6	1.0	6.2	115	$R_L = 1 \ M\Omega$	1, 3
		$5.0 \pm 0.5$	0.8	3.0	4.7	0.8	5.2			
t <sub>PLH</sub>	Propagation Delay	$3.3 \pm 0.3$	1.5	4.3	6.6	1.5	7.3	ns	$C_L = 50 pF$ ,	Figures
$t_{PHL}$		$5.0 \pm 0.5$	1.0	3.6	5.6	1.0	6.2	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		2.5				pF		
C <sub>PD</sub>	Power Dissipation	3.3		9				pF	(Note 3)	Figure 2
	Capacitance	5.0		11				ÞΓ	(14016-3)	i igule 2

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static)$ .

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$	Unit
Cymbol	rarameter	Conditions	(V)	Typical	Onne
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50pF, V_{IH} = 5.0V, V_{IL} = 0V$	5.0	0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50pF, V_{IH} = 5.0V, V_{IL} = 0V$	5.0	-0.8	V

# **AC Loading and Waveforms**



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz;  $t_W$  = 500 ns

FIGURE 1. AC Test Circuit



 $\begin{aligned} & \text{Input} = \text{AC Waveform; } t_r = t_f = 1.8 \text{ ns;} \\ & \text{PRR} = \text{variable; Duty Cycle} = 50\% \end{aligned}$ 

FIGURE 2. I<sub>CCD</sub> Test Circuit




FIGURE 3. AC Waveforms

#### **Tape and Reel Specification** TAPE FORMAT Package Tape Number Cavity Cover Tape Cavities Designator Section Status Status Leader (Start End) 125 (typ) Sealed Empty K8X Carrier 3000 Filled Sealed


75 (typ)

Empty


Sealed

#### TAPE DIMENSIONS inches (millimeters)

Trailer (Hub End)





#### **REEL DIMENSIONS** inches (millimeters)




Tape Size	) A	В	С	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
0 111111	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)


# Physical Dimensions inches (millimeters) unless otherwise noted






#### LAND PATTERN RECOMMENDATION







### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

#### MAB08AREVC

# 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com