


- Interface to External ROM/EPROM (Up to 8 MBytes)
- 8-Bit Microprocessor with 61 instructions
- 32 Twelve-Bit Words and 992 Bytes of RAM
- 4K Internal ROM
- 3.3V to 6.5V CMOS Technology for Low Power Dissipation
- 28 Software-Configurable I/O Lines
- 10-kHz or 8-kHz Speech Sample Rate

## description

The MSP50C30 combines an 8-bit microprocessor, two speech synthesizers, ROM, RAM, and I/O in a low-cost single-chip system. The architecture uses the same arithmetic logic unit (ALU) for the two synthesizers and the microprocessor, thus reducing chip area and cost and enabling the microprocessor to do a multiply operation in 0.8  $\mu$ s. The MSP50C30 features two independent channels of linear predictive coding (LPC), which synthesize high-quality speech at a low data rate. Pulse-code modulation (PCM) can produce music or sound effects. For more information, see the MSP50C30 User's Guide (TI literature number SPSU012).

PJM PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

# MSP50C30

## MIXED-SIGNAL PROCESSOR

SPSS021 NOVEMBER 1998

### absolute maximum ratings over operating free-air temperature range†

Supply voltage range, $V_{DD}$ (see Note 1)	–0.3 V to 8 V
Supply current, $I_{DD}$ or $I_{SS}$ (see Note 2)	100 mA
Input voltage range, $V_I$ (see Note 1)	–0.3 V to $V_{DD} + 0.3$ V
Output voltage range, $V_O$ (see Note 1)	–0.3 V to $V_{DD} + 0.3$ V
Storage temperature range	–30°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground.  
2. The total supply current includes the current out of all the I/O terminals and DAC terminals as well as the operating current of the device.

### recommended operating conditions (MSP50C30)

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage†		3.3	6.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> = 3.3 V	2.5	3.3	V
		V <sub>DD</sub> = 5 V	3.8	5	
		V <sub>DD</sub> = 6 V	4.5	6	
V <sub>IL</sub>	Low-level input voltage	V <sub>DD</sub> = 3.3 V	0	0.65	V
		V <sub>DD</sub> = 5 V	0	1	
		V <sub>DD</sub> = 6 V	0	1.3	
T <sub>A</sub>	Operating free-air temperature	Device functionality	0	70	°C
R <sub>speaker</sub>	Minimum speaker impedance	Direct speaker drive using 2 pin push-pull DAC option	32		Ω

† Unless otherwise noted, all voltages are with respect to  $V_{SS}$ .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage (INIT)	V <sub>DD</sub> = 3.5 V		2		V
		V <sub>DD</sub> = 6 V		3.4		
V <sub>T−</sub>	Negative-going threshold voltage (INIT)	V <sub>DD</sub> = 3.5 V		1.6		V
		V <sub>DD</sub> = 6 V		2.3		
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> − V <sub>T−</sub> ) (INIT)	V <sub>DD</sub> = 3.5 V		0.4		V
		V <sub>DD</sub> = 6 V		1.1		
I <sub>lkg</sub>	Input leakage current (except for OSC IN)				2	μA
I <sub>standby</sub>	Standby current ( $\overline{\text{INIT}}$ low, SETOFF)				10	μA
I <sub>DD</sub> <sup>†</sup>	Supply current	V <sub>DD</sub> = 3.3 V,		2.1		mA
		V <sub>DD</sub> = 5 V,		3.1		
		V <sub>DD</sub> = 6 V,		4.5		
I <sub>OH</sub>	High-level output current (PA, PB)	V <sub>DD</sub> = 3.3 V,      V <sub>OH</sub> = 2.75 V	−4	−12		mA
		V <sub>DD</sub> = 5 V,      V <sub>OH</sub> = 4.5 V	−5	−14		
		V <sub>DD</sub> = 6 V,      V <sub>OH</sub> = 5.5 V	−6	−15		
		V <sub>DD</sub> = 3.3 V,      V <sub>OH</sub> = 2.2 V	−8	−20		mA
		V <sub>DD</sub> = 5 V,      V <sub>OH</sub> = 3.33 V	−14	−40		
		V <sub>DD</sub> = 6 V,      V <sub>OH</sub> = 4 V	−20	−51		
I <sub>OL</sub>	Low-level output current (PA, PB)	V <sub>DD</sub> = 3.3 V,      V <sub>OL</sub> = 0.5 V	5	9		mA
		V <sub>DD</sub> = 5 V,      V <sub>OL</sub> = 0.5 V	5	9		
		V <sub>DD</sub> = 6 V,      V <sub>OL</sub> = 0.5 V	5	9		
		V <sub>DD</sub> = 3.3 V,      V <sub>OL</sub> = 1.1 V	10	19		mA
		V <sub>DD</sub> = 5 V,      V <sub>OL</sub> = 1.67 V	20	29		
		V <sub>DD</sub> = 6 V,      V <sub>OL</sub> = 2 V	25	35		
I <sub>OH</sub>	High-level output current (D/A)	V <sub>DD</sub> = 3.3 V,      V <sub>OH</sub> = 2.75 V	−30	−50		mA
		V <sub>DD</sub> = 5 V,      V <sub>OH</sub> = 4.5 V	−35	−60		
		V <sub>DD</sub> = 6 V,      V <sub>OH</sub> = 5.5 V	−40	−65		
		V <sub>DD</sub> = 3.3 V,      V <sub>OH</sub> = 2.3 V	−50	−90		mA
		V <sub>DD</sub> = 5 V,      V <sub>OH</sub> = 4 V	−90	−140		
		V <sub>DD</sub> = 6 V,      V <sub>OH</sub> = 5 V	−100	−150		
I <sub>OL</sub>	Low-level output current (D/A)	V <sub>DD</sub> = 3.3 V,      V <sub>OL</sub> = 0.5 V	50	80		mA
		V <sub>DD</sub> = 5 V,      V <sub>OL</sub> = 0.5 V	70	90		
		V <sub>DD</sub> = 6 V,      V <sub>OL</sub> = 0.5 V	80	110		
		V <sub>DD</sub> = 3.3 V,      V <sub>OL</sub> = 1 V	100	140		mA
		V <sub>DD</sub> = 5 V,      V <sub>OL</sub> = 1 V	140			
		V <sub>DD</sub> = 6 V,      V <sub>OL</sub> = 1 V	150			
Pullup resistance		Resistors selected by software and connected between terminal and V <sub>DD</sub>	10	20	50	kΩ
f <sub>osc(low)</sub>	Oscillator frequency <sup>‡</sup>	V <sub>DD</sub> = 5 V,      T <sub>A</sub> = 25°C, Target frequency = 15.36 MHz	14.89	15.36	15.86	MHz
f <sub>osc(high)</sub>	Oscillator frequency <sup>‡</sup>	V <sub>DD</sub> = 5 V,      T <sub>A</sub> = 25°C, Target frequency = 19.2 MHz	18.62	19.2	19.7	MHz

<sup>†</sup> Operating current assumes all inputs are tied to either  $V_{SS}$  or  $V_{DD}$  with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.

<sup>‡</sup> The frequency of the internal clock has a temperature coefficient of approximately  $-0.2 \% / ^\circ\text{C}$  and a  $V_{DD}$  coefficient of approximately  $\pm 1\% / \text{V}$ .

# MSP50C30

## MIXED-SIGNAL PROCESSOR

SPSS021 NOVEMBER 1998

### switching characteristics

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_r$ Rise time	PA, PB, PC, PD, D/A	$V_{DD} = 3.3\text{ V}$ , $C_L = 100\text{ pF}$ , 10% to 90%		50		ns
	OA	$V_{DD} = 3.3\text{ V}$ , $C_L = 50\text{ pF}$ , 10% to 90%		50		
$t_f$ Fall time	PA, PB, PC, PD, D/A	$V_{DD} = 3.3\text{ V}$ , $C_L = 100\text{ pF}$ , 10% to 90%		50		ns
	OA	$V_{DD} = 3.3\text{ V}$ , $C_L = 50\text{ pF}$ , 10% to 90%		50		

### timing requirements

		MIN	MAX	UNIT
Initialization				
t <sub>INIT</sub>	$\overline{\text{INIT}}$ pulsed low while the MSP50x3x has power applied (see Figure 1)	1		μs
Wakeup				
t <sub>su(wakeup)</sub>	Setup time prior to wakeup terminal negative transition (see Figure 2)	1		μs
External Interrupt				
t <sub>su(interrupt)</sub>	Setup time prior to B1 terminal negative transition (see Figure 3)	f <sub>clock</sub> = 15.36 MHz	1	μs
		f <sub>clock</sub> = 19.2 MHz	1.5	
Writing (Slave Mode)				
t <sub>su1(B1)</sub>	Setup time, B1 low before B0 goes low (see Figure 4)	20		ns
t <sub>su(d)</sub>	Setup time, data valid before B0 goes high (see Figure 4)	100		ns
t <sub>h1(B1)</sub>	Hold time, B1 low after B0 goes high (see Figure 4)	20		ns
t <sub>h(d)</sub>	Hold time, data valid after B0 goes high (see Figure 4)	30		ns
t <sub>w</sub>	Pulse duration, B0 low (see Figure 4)	100		ns
t <sub>r</sub>	Rise time, B0 (see Figure 4)		50	ns
t <sub>f</sub>	Fall time, B0 (see Figure 4)		50	ns
Reading (Slave Mode)				
t <sub>su2(B1)</sub>	Setup time, B1 before B0 goes low (see Figure 5)	20		ns
t <sub>h2(B1)</sub>	Hold time, B1 after B0 goes high (see Figure 5)	20		ns
t <sub>dis</sub>	Output disable time, data valid after B0 goes high (see Figure 5)	0	30	ns
t <sub>w</sub>	Pulse duration, B0 low (see Figure 5)	100		ns
t <sub>r</sub>	Rise time, B0 (see Figure 5)		50	ns
t <sub>f</sub>	Fall time, B0 (see Figure 5)		50	ns
t <sub>d</sub>	Delay time for B0 low to data valid (see Figure 5)		50	ns
External ROM				
t <sub>a(ROM)</sub>	ROM access time		400	ns



PARAMETER MEASUREMENT INFORMATION




Figure 1. Initialization Timing Diagram




Figure 2. Wakeup Terminal Setup Timing Diagram




Figure 3. External Interrupt Terminal Setup Timing Diagram




Figure 4. Write Timing Diagram (Slave Mode)

PARAMETER MEASUREMENT INFORMATION





Figure 5. Read Timing Diagram (Slave Mode)

MECHANICAL DATA

PJM (R-PQFP-G100)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Falls within JEDEC MS-022





## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.