

3.6A, 1.4MHz, Low-Voltage, Internal-Switch Step-Down Regulator with Dynamic Output Voltage Control

General Description

The MAX1536 constant-off-time, pulse-width-modulated (PWM) step-down DC-to-DC converter is ideal for use in +5.0V and +3.3V to low voltages for notebook and subnotebook computers. The MAX1536 features an internal PMOS power switch and internal synchronous rectification for high efficiency and reduced component count. No external Schottky diode is required across the internal synchronous rectifier switch. The internal $54m\Omega$ PMOS power switch and $47m\Omega$ NMOS synchronous-rectifier switch easily deliver continuous load currents up to 3.6A. The MAX1536 produces dynamically adjustable output voltages for chipsets and graphics processor cores using a logic-level control signal. The MAX1536 achieves efficiencies as high as 96%.


The MAX1536 uses a unique current-mode, constant-offtime, PWM control scheme. It has selectable Idle Mode™ to maintain high efficiency during light-load operation, or fixed-PWM mode for low output ripple. The programmable constant-off-time architecture allows a wide range of switching frequencies up to 1.4MHz, optimizing performance trade-offs between efficiency, output switching noise, component size, and cost. The MAX1536 features a digital soft-start to limit surge currents during startup, a 100% duty-cycle mode for lowdropout operation, and a low-power shutdown mode that disconnects the input from the output and reduces supply current below 1µA. The MAX1536 is available in a 28-pin thin QFN package with an exposed backside pad.

Applications

Chipset/Graphics Cores with Dual-Supply Voltages **Active Termination Buses**

Notebook Computers **DDR Memory Termination**

Pin Configuration



Idle Mode is a trademark of Maxim Integrated Products, Inc.


Features

- ♦ Dynamically Selectable Output Voltage from +0.7V to VIN
- **♦ Internal PMOS/NMOS Switches** 54m Ω /47m Ω On-Resistance at V_{IN} = +4.5V $63m\Omega/53m\Omega$ On-Resistance at $V_{IN} = +3.0V$
- ♦ +3.0V to +5.5V Input Voltage Range
- ♦ 1.4MHz Maximum Switching Frequency
- ♦ 2V ±0.75% Reference Output
- **♦** Constant-Off-Time PWM Operation
- ♦ Selectable Idle Mode/PWM Operation at Light
- ♦ 100% Duty Factor in Dropout
- **♦ Digital Soft-Start Inrush Current Limiting**
- ♦ <1µA Typical Shutdown Supply Current
 </p>
- ♦ <750µA Quiescent Supply Current
- ♦ Thermal Shutdown
- ♦ 1% Vout Accuracy Over Line and Load
- ♦ External Reference Input
- **♦ Power-Good Window Comparator**
- ♦ Selectable Power-Good Blanking Time During **Output-Voltage Transition**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1536ETI	-40°C to +85°C	28 Thin QFN 5mm x 5mm

Minimal Operating Circuit



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CC} , IN, SHDN, SKIP to AGND	-0.3V to +6V
OD, OD, GATE, PGOOD to AGND	
COMP, FB, REF to AGND	0.3V to +6V
TOFF, REFIN, FBLANK to AGND	0.3V to +6V
IN to V _{CC}	0.3V to +0.3V
PGND to AGND	0.3V to +0.3V
LX to PGND	0.3V to $(V_{IN} + 0.3V)$
LX Current (Note 1)	±5.7A
REF Short Circuit to AGND	Continuous

Continuous Power Dissipation ($T_A = +70$ °C)	
28-Pin Thin QFN (derated 20.8mW/°C abov	
part mounted on 1in2 of 1oz copper)	1667mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: LX has clamp diodes to PGND and IN. Thermal limits dictate the maximum continuous current through these diodes.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $V_{IN} = V_{CC} = V_{\overline{SHDN}} = +3.3V$, $V_{REFIN} = +1.5V$, $\overline{SKIP} = AGND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

		ONC	MIN	TYP	MAX	UNITS	
SYMBOL	CONDITI	IVIIIV	ITP	WAX	UNITS		
			ı			ī	
V _{IN} , V _{CC}			3.0		5.5	V	
V _{OUT}			V _{REFIN}		V_{IN}	V	
V _{FB} -	$V_{CC} = V_{IN} = +3.0V \text{ to}$	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	-3	0	+3	mV	
VREFIN	$+5.5V$, $I_{LOAD} = 0$	$T_A = 0$ °C to +85°C	-4	0	+4	IIIV	
	$\frac{I_{LOAD} = 0 \text{ to } 3.5\text{A}, V_{CC} = V}{\text{SKIP}} = V_{CC}$	IN = +3.0V to +5.5V,		0.3		%	
I_{FB}	$V_{FB} = 1.01 \times V_{REFIN}$		-50		+50	nA	
V_{DO}	$V_{CC} = V_{IN} = +3.0V$, $I_{LOAD} =$	= 3A, FB = AGND		189	330	mV	
Dayloo	V _{CC} = V _{IN} = +4.5V, I _{LOAD} = 0.5A			54	90	m()	
MPMOS	$V_{CC} = V_{IN} = +3.0V, I_{LOAD} = 0.5A$			63	110	mΩ	
Dunce	$V_{CC} = V_{IN} = +4.5V$, $I_{LOAD} =$		47	80	mΩ		
NMOS	$V_{CC} = V_{IN} = +3.0V$, $I_{LOAD} =$		53	90	11122		
lout(RMS)	(Note 2)				3.6	А	
I _{LIMIT}	(Note 3)		4.0	4.8	5.5	Α	
	SKIP = AGND		0.21	0.60	1.00	Α	
	SKIP = AGND			200		mA	
fsw	(Note 2)				1.4	MHz	
		$R_{TOFF} = 30.1k\Omega$	0.24	0.30	0.37		
toff	V _{FB} ≥ 0.3 × V _{REFIN}	$R_{TOFF} = 110k\Omega$	0.85	1.00	1.15		
		$R_{TOFF} = 499k\Omega$	3.8	4.5	5.2		
	V _{FB} < 0.3 × V _{REFIN}			4 × toff		μs	
ton	(Note 2)	0.3			μs		
	(Note 3)		3 × 256		Cycles		
ICC + IIN	SKIP = AGND, V _{FB} = 1.01	× Vrefin		350	750	μΑ	
	VFB - VREFIN IFB VDO RPMOS RNMOS OUT(RMS) ILIMIT fsw toff	VOUT VFB - VREFIN VCC = VIN = +3.0V to +5.5V, ILOAD = 0 ILOAD = 0 to 3.5A, VCC = VSKIP = VCC IFB VFB = 1.01 × VREFIN VDO VCC = VIN = +3.0V, ILOAD = VCC = VIN = +4.5V, ILOAD = VCC = VIN = +4.5V, ILOAD = VCC = VIN = +3.0V, ILOAD = VC	$ V_{OUT} $	$ V_{OUT} $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $V_{IN} = V_{CC} = V_{\overline{SHDN}} = +3.3V$, $V_{REFIN} = +1.5V$, $\overline{SKIP} = AGND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Shutdown Supply Currents	ICC + IIN	SHDN = AGND; current into V _{CC} and IN; LX = 0 or +3.3V		0.2	20	^
Shutdown Supply Currents	I _{IN}	SHDN = AGND; current into IN; LX = 0		0.2	20	μΑ
	ILX	SHDN = AGND; current into LX; LX = +3.3V		0.1	20	
REFERENCE						
REF Voltage	V _{REF}	$V_{CC} = V_{IN} = +3.0V \text{ to } +5.5V$	1.985	2.000	2.015	V
REF Load Regulation		I _{REF} = -1µA to +50µA			10	mV
REFIN Input Voltage Range	V _{REFIN}	V _{CC} = V _{IN} = +3.0V to +5.5V, V _{CC} > V _{REFIN} + 1.35V	0.7		2.0	V
REFIN Input Bias Current	IREFIN	V _{REFIN} = 1.5V, V _{FB} = 1.01 × V _{REFIN}	-50		+50	nA
FAULT DETECTION						
Thermal Shutdown	T _{SHDN}	Rising, hysteresis = 15°C		165		°C
		V _{CC} and V _{IN} rising, hysteresis 60mV typical	2.4	2.6	2.8	
Undervoltage Lockout Threshold		VCC - VREFIN, VCC rising, hysteresis 60mV typical		0.9	1.35	V
mresnoid		VCC - VFB, VCC rising, hysteresis 60mV typical		0.9	1.35	
PGOOD Lower Trip Threshold		No load, falling edge, hysteresis = 1% (Note 4)	-12.5	-10	-8.0	%
PGOOD Upper Trip Threshold		No load, rising edge, hysteresis = 1% (Note 4)	+8.0	+10	+12.5	%
PGOOD Propagation Delay	tpgood	FB forced 2% beyond PGOOD trip threshold		5		μs
PGOOD Output Low Voltage		I _{SINK} = 1mA			0.1	V
PGOOD Leakage Current		High-impedance state, forced to +5.5V			1	μΑ
-		FBLANK = V _{CC}	112	150	188	-
Fault Blanking Time	tfblank	FBLANK = open or AGND	75	100	125	μs
· ·		FBLANK = REF	37	50	63	·
INPUTS AND OUTPUTS			I			
Lagic lagget Threadald	VSHDN,	SHDN, SKIP, GATE, V _{IN} = V _{CC} = +3.3V, rising edge, hysteresis = 100mV	0.9	1.3	1.6	V
Logic Input Threshold	VSKIP, VGATE	SHDN, SKIP, GATE, V _{IN} = V _{CC} = +5.0V, rising edge, hysteresis = 100mV	1.15	1.55	1.95	V
Logic Input Current		SHDN, SKIP, GATE	-0.5		+0.5	μΑ
		FBLANK = V _{CC}	V _{CC} - 0.2			
EDI ANIK Lagia Thresholds	\/	FBLANK = REF	1.8		2.2	V
FBLANK Logic Thresholds	VFBLANK	FBLANK = open	0.8		1.2	V
		FBLANK = AGND			0.2	
FBLANK Input Current	IFBLANK	FBLANK forced to AGND or VCC	-5		+5	μΑ
OD On-Resistance	Rod	GATE = V _{CC}		10	25	Ω
OD Leakage Current		GATE = AGND, V _{OD} = +5.5V	-50		+50	nA
OD On-Resistance	ROD	GATE = AGND		10	25	Ω
OD Leakage Current		GATE = V_{CC} , $V_{\overline{OD}} = +5.5V$	-50		+50	nA
		L	•			

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, $V_{IN} = V_{CC} = V_{\overline{SHDN}} = +3.3V$, $V_{REFIN} = +1.5V$, $\overline{SKIP} = AGND$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS	
PWM CONTROLLER				•			
Input Voltage	V _{IN} , V _{CC}		3.0		5.5	V	
Feedback Voltage Accuracy	V _{FB} - V _{REFIN}	$V_{CC} = V_{IN} = +3.0V \text{ to } +5.5$	V, I _{LOAD} = 0	-4		+4	mV
FB Input Bias Current	I _{FB}	V _{FB} = 1.01 × V _{REFIN}		-50		+50	nA
Dropout	V_{DO}	$V_{CC} = V_{IN} = +3.0V$, I_{LOAD}	= 3A, FB = AGND			330	mV
PMOS Switch On-Resistance	Pouco	$V_{CC} = V_{IN} = +4.5V$, I_{LOAD}	= 0.5A			90	mΩ
FINIOS SWILCH OH-NESISTANCE	R _{PMOS}	$V_{CC} = V_{IN} = +3.0V$, I_{LOAD}	= 0.5A			110	11122
NMOS Switch On-Resistance	R _{NMOS}	$V_{CC} = V_{IN} = +4.5V$, I_{LOAD}	= 0.5A			80	${\sf m}Ω$
Thirios switch on-nesistance	NMOS	$V_{CC} = V_{IN} = +3.0V$, I_{LOAD}	= 0.5A			90	11122
Maximum Output Current	IOUT(RMS)	(Note 2)				3.6	А
Current-Limit Threshold	ILIMIT	(Note 3)		4.0		5.7	А
Idle Mode Current Threshold		SKIP = AGND	0.21		1.00	Α	
Switching Frequency	fsw	(Note 2)				1.4	MHz
	e t _{OFF}		$R_{TOFF} = 30.1k\Omega$	0.24		0.37	
Off-Time		V _{FB} ≥ 0.3 × V _{REFIN}	$R_{TOFF} = 110k\Omega$	0.85		1.15	μs
			$R_{TOFF} = 499k\Omega$	3.8		5.2	
On-Time	ton	(Note 2)		0.3			μs
Quiescent Supply Current	ICC + IIN	$\overline{\text{SKIP}}$ = AGND, V_{FB} = 1.01	× V _{REFIN}			750	μΑ
	ICC + IIN	SHDN = AGND; current into V _{CC} and IN; LX = 0 or +3.3V				20	
Shutdown Supply Currents	I _{IN}	SHDN = AGND; current in	to IN; LX = 0			20	μΑ
	I _L X	SHDN = AGND; current in	to LX; LX = +3.3V			20	
REFERENCE	•			•			
REF Voltage	V _{REF}	$V_{CC} = V_{IN} = +3.0V \text{ to } +5.5$	V	1.98		2.02	V
REFIN Input Voltage Range	VREFIN	V _{CC} = V _{IN} = +3.0V to +5.5 V _{CC} > V _{REFIN} + 1.35V	0.7		2.0	V	
FAULT DETECTION							
PGOOD Lower Trip Threshold		No load, falling edge, hyst	eresis = 1% (Note 4)	-12.5		-8	%
PGOOD Upper Trip Threshold		No load, rising edge, hyste	eresis = 1% (Note 4)	+8		+12.5	%

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{IN} = V_{CC} = V_{SHDN} = +3.3V, V_{REFIN} = +1.5V, SKIP = AGND, T_A = -40°C to +85°C, unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN T	YP MAX	UNITS	
INPUTS AND OUTPUTS	STWIDOL	CONDITIONS	IVIIIV	IF WAX	UNITS	
	V SHDN ,	SHDN, SKIP, GATE, V _{IN} = V _{CC} = +3.3V, rising edge, hysteresis = 100mV	0.9	1.6	.,,	
Logic Input Threshold	V _{SKIP} , VGATE	SHDN, SKIP, GATE, V _{IN} = V _{CC} = +5.0V, rising edge, hysteresis = 100mV	1.15	1.95	V	
		FBLANK = V _{CC}	V _{CC} - 0.2			
EDLANIK Lagia Threahalda	V	FBLANK = REF	1.8	2.2	V	
FBLANK Logic Thresholds	VFBLANK	FBLANK = open	0.8	1.2	V	
		FBLANK = AGND		0.2		
OD On-Resistance	Rod	GATE = V _{CC}		25	Ω	
OD On-Resistance	ROD	GATE = AGND		25	Ω	

Note 2: Guaranteed by design and not production tested.


Note 3: To limit input surge currents, the current-limit threshold is set to 25% of its final value (25% x 4.8A = 1.2A) when the MAX1536 is enabled or powered up. The current-limit threshold is increased by 25% every 256 LX cycles. The current-limit threshold is at its final level of 4.8A after 768 LX cycles. See the *Internal Soft-Start Circuit* section.

Note 4: The upper and lower PGOOD thresholds are expressed as a ratio of VFB with respect to VREFIN.

Note 5: Specifications to -40°C are guaranteed by design and are not production tested.


Typical Operating Characteristics


(MAX1536 Circuit of Figure 1, TA = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(MAX1536 Circuit of Figure 1, T_A = +25°C, unless otherwise noted.)















Typical Operating Characteristics (continued)


(MAX1536 Circuit of Figure 1, T_A = +25°C, unless otherwise noted.)

STARTUP AND SHUTDOWN (HEAVY LOAD)




 $V_{IN}=3.3V,\,V_{OUT}=1.8V,\,R_{LOAD}=0.5\Omega$

LOAD-TRANSIENT RESPONSE (PWM MODE)




 V_{IN} = 3.3V, V_{OUT} = 1.8V, I_{OUT} = 0.1A TO 3A TO 0.1A

DYNAMIC OUTPUT-VOLTAGE TRANSITION (IDLE MODE)




 $V_{IN} = 3.3V$, $V_{OUT} = 1.5V$ TO 1.8V TO 1.5V, FBLANK = REF, $I_{LOAD} = 0.1A$

STARTUP AND SHUTDOWN (LIGHT LOAD)




 $V_{IN}=3.3V,\,V_{OUT}=1.8V,\,R_{LOAD}=3\Omega$

LOAD-TRANSIENT RESPONSE (IDLE MODE)



 $V_{IN} = 3.3V$, $V_{OUT} = 1.8V$, $I_{OUT} = 0.1A$ TO 3A TO 0.1A

REFERENCE VOLTAGE vs. TEMPERATURE



Pin Description

PIN	NAME	FUNCTION
1, 21, 24, 26	LX	Inductor Connection. Connection for the drains of the PMOS power switch and NMOS synchronous-rectifier switch. Connect all LX pins together.
2, 3, 19, 20	IN	Power Input. Power input for the internal PMOS switch. Connect all IN pins together.
4	SHDN	Shutdown Control Input. Drive SHDN low to disable the reference, control circuitry, and internal MOSFETs. Drive SHDN high or connect to V _{CC} for normal operation.
5	SKIP	Pulse-Skipping Control Input. Connect $\overline{\text{SKIP}}$ to V_{CC} for low-noise, forced-PWM mode. Connect $\overline{\text{SKIP}}$ to AGND for high-efficiency Idle Mode.
6	FB	Feedback Input. The voltage at REFIN sets the feedback regulation voltage (VFB = VREFIN).
7	COMP	Integrator Compensation. Connect a 470pF capacitor from COMP to V _{CC} for integrator compensation. See the <i>Integrator Amplifier</i> section.
8, 25	N.C.	No Connection. Not internally connected. Connecting pin 25 to LX eases PC board layout.
9	TOFF	Off-Time Select Input. Sets the PMOS power switch off-time during constant off-time operation. Connect a resistor from TOFF to AGND to adjust the PMOS switch off-time. See the <i>Programming the No-Load Switching Frequency and Off-Time</i> section.
10	GATE	Buffered OD and \overline{OD} Control Input. A logic low on GATE forces \overline{OD} low and OD high impedance. A logic high on GATE forces \overline{OD} high impedance and OD low.
11	OD	Open-Drain Output. A logic low on GATE forces OD high impedance. A logic high on GATE forces OD low.
12	ŌD	Inverted Open-Drain Output. A logic low on GATE forces $\overline{\text{OD}}$ low. A logic high on GATE forces $\overline{\text{OD}}$ high impedance.
13	REFIN	External Reference Input. The voltage at REFIN sets the feedback regulation voltage ($V_{FB} = V_{REFIN}$).
14	REF	+2.0V Reference Voltage Output. Bypass REF to AGND with a minimum capacitance of 0.22μF. REF supplies up to 50μA for external loads. The internal reference turns off in shutdown.
15	AGND	Analog Ground. Connect backside pad to AGND.
16	V _C C	Analog Power Input. Power input to the internal analog circuitry. Bypass V_{CC} with a 10Ω and $2.2\mu F$ (min) lowpass filter (Figure 1).
17	FBLANK	Fault-Blanking Control Input. FBLANK is a four-level logic input that enables or disables fault blanking, and sets the minimum forced-PWM operation time (tFBLANK). Enabling fault blanking forces PGOOD high for the selected time period after a transition is detected on GATE. Additionally, the controller enters forced-PWM mode for the duration of tFBLANK anytime GATE changes states. Connect FBLANK to the following pins to select tFBLANK and fault blanking: VCC = 150µs (typ), fault blanking enabled Open = 100µs (typ), fault blanking enabled REF = 50µs (typ), fault blanking enabled AGND = 100µs (typ), fault blanking disabled
18	PGOOD	Open-Drain Power-Good Output. PGOOD is low during soft-start, in shutdown, and when the output voltage is more than 10% (typ) above or below the normal regulation point. After the soft-start, PGOOD becomes high impedance if the output is in regulation. PGOOD is blanked—forced into a high-impedance state—when FBLANK is enabled and a transition is detected on GATE.
22, 23, 27, 28	PGND	Power Ground. Internally connected to the source of the internal NMOS synchronous-rectifier switch. Connect all PGND pins together.

Standard Application Circuit

The MAX1536 standard application circuit (Figure 1) generates a dynamically adjustable output voltage typical of graphic processor core requirements. See Table 1 for component selections. Table 2 lists the component manufacturers.

Detailed Description

The MAX1536 synchronous, current-mode, constant-off-time, PWM DC-to-DC converter steps down an input voltage (VIN) from +3.0V to +5.5V to an output voltage from +0.7V to VIN. The MAX1536 output delivers up to 3.6A of continuous current. An internal $54m\Omega$ PMOS power switch and an internal $47m\Omega$ NMOS synchronous rectifier switch improve efficiency, reduce component count, and eliminate the need for an external Schottky diode (Figure 2).

Modes of Operation

The MAX1536 has two modes of operation: constant-off-time PWM mode, and pulse-skipping Idle Mode. The logic level on the SKIP input and the current through the PMOS switch determine the MAX1536 mode of operation.

Forced-PWM mode keeps the switching frequency relatively constant and is desirable in applications that must always keep the frequency of conducted and radiated emissions in a narrow band. Visit Maxim's website at www.maxim-ic.com for more information on how to control electromagnetic interference (EMI). Pulse-skipping Idle Mode has a dynamic switching frequency under light loads and is desirable in applications that require high efficiency at light loads.

Forced-PWM Mode (SKIP = VCC)

Connect SKIP to VCC to force the MAX1536 to operate in low-noise, constant-off-time PWM mode. Constant-off-time PWM architecture provides a relatively constant switching frequency (see the *Frequency Variation with Output Current* section). A single resistor (RTOFF) sets the PMOS power switch off-time that results in a switching frequency up to 1.4MHz optimizing performance trade-offs in efficiency, switching noise, component size, and cost.

PWM mode regulates the output voltage by increasing the PMOS switch on-time to increase the amount of energy transferred to the load per cycle. At the end of each off-time, the PMOS switch turns on and remains on until the output is in regulation or the current through the switch increases to the 4.8A current limit. When the PMOS switch turns off, it remains off for the programmed off-time (toff), and the NMOS synchronous switch turns on.

The NMOS switch remains on until the end of toff. Since either the NMOS or the PMOS switch is always on in PWM mode, the inductor current is continuous.

Idle Mode (SKIP = AGND)

Connect SKIP to AGND to allow the MAX1536 to automatically switch between high-efficiency Idle Mode under light loads and PWM mode under heavy loads. The transition from PWM mode to Idle Mode occurs when the load current is half the Idle Mode current threshold (600mA typ).

In Idle Mode operation, the switching frequency is reduced to increase efficiency. The inductor current is discontinuous in this mode and the MAX1536 only initiates an LX switching cycle when $V_{FB} < V_{REFIN}$. When V_{FB} falls below V_{REFIN} , the PMOS switch turns on and remains on until output is in regulation and the current through the switch increases to the Idle Mode current threshold (600mA typ). When the PMOS switch turns off, the NMOS synchronous switch turns on and remains on until the current through the switch decreases to the zero-cross-current threshold of 200mA.

100% Duty-Cycle Operation

When the input voltage drops near the output voltage, the LX duty cycle increases until the PMOS switch is on continuously. The dropout voltage in 100% duty cycle is the output current multiplied by the on-resistance of the internal PMOS switch and parasitic resistance in the inductor. The PMOS switch remains on continuously as long as the current limit is not reached.

Internal Soft-Start Circuit

Soft-start allows a gradual increase of the current-limit level at startup to reduce input surge currents. When the MAX1536 is enabled or powered up, its currentlimit threshold is set to 25% of its final value (25% of 4.8A = 1.2A). The current-limit threshold is increased by 25% every 256 LX cycles. The current-limit threshold reaches its final level of 4.8A after 768 LX cycles or when the output voltage is in regulation, whichever occurs first. Additionally, when VFB < 0.3 × VREFIN, the PMOS switch remains off for the extended off-time of $4 \times$ tOFF. As a result of this soft-start feature, the main output capacitor charges up relatively slowly. The exact time of the output rise depends on the nominal switching frequency, output capacitance, and the load current. See the startup waveforms in the Typical Operating Characteristics.

Short-Circuit/Overload Protection

The MAX1536 can sustain a constant short circuit or overload. Under a short-circuit or overload condition, when VFB $< 0.3 \times \text{VREFIN}$, the MAX1536 uses an




Figure 1. MAX1536 Standard Application Circuit

Table 1. Recommended Component Values (IOUT = 3.6A)

V _{IN} (V)	V _{OUT} (V)	FULL-LOAD SWITCHING FREQUENCY f _{PWM} (kHz)	L (µH)	R _{TOFF} (kΩ)	R1 (kΩ)	R2 (k Ω)	R3 (kΩ)	R _A (kΩ)	R _B (kΩ)
5	3.3*	1020	1.2	30.1	Short	Open	Open	6.49	10
5	2.5*	1020	1.2	47.5	Short	Open	Open	2.49	10
5	1.8/1.5**	820/900	1.2	78.7	20	60.4	121	Short	Open
5	0.7*	450	1.2	200	130	69.8	Short	Short	Open
3.3	2.5*	640	1.0	30.1	Short	Open	Open	2.49	10
3.3	1.8/1.5**	840/1030	1.0	49.9	20	60.4	121	Short	Open
3.3	0.7*	660	1.0	121	130	69.8	Short	Short	Open

^{*}In single-output voltage applications, OD, \overline{OD} , and GATE are general-purpose gates. If OD and \overline{OD} are not used, connect GATE to AGND and leave OD and \overline{OD} open.

^{**}The output voltage changes between two set points depending on VGATE. See the Setting Dynamic Output Voltages with REFIN section.

Table 2. Component Manufacturers

SUPPLIER	COMPONENT	PHONE	WEBSITE
Coilcraft	Inductors	800-322-2645 (USA)	www.coilcraft.com
Coiltronics	Inductors	561-752-5000 (USA)	www.coiltronics.com
Kemet	Capacitors	408-986-0424 (USA)	www.kemet.com
Sanyo	Capacitors	818-998-7322 (USA)	www.sanyo.com
Sumida	Inductors	408-982-9660 (USA)	www.sumida.com
Taiyo Yuden	Capacitors	03-3667-3408 (Japan), 408-573-4150 (USA)	www.t-yuden.com
TDK	Capacitors	847-803-6100 (USA), 81-3-5201-7241 (Japan)	www.component.tdk.com
TOKO	Inductors	858-675-8013 (USA)	www.toko.com




Figure 2. MAX1536 Functional Diagram

extended off-time to control the current. Operation during a short-circuit or overload is similar to forced-PWM mode except the off-time is $4 \times t_{OFF}$. At the end of each off-time, the PMOS switch turns on and remains on until the output is in regulation or the current through the switch increases to the 4.8A current limit. When the PMOS switch turns off, it remains off for four times the programmed off-time (t_{OFF}), and the NMOS synchro-

nous switch turns on. Since either the NMOS or the PMOS switch is always on, the inductor current is continuous. The RMS inductor current during a short circuit remains below the 4.8A current-limit threshold. The MAX1536 operates using the extended off-time until the short-circuit or overload is removed and VFB > 0.3 \times VREFIN. Prolonged short circuit or overload can result in thermal shutdown.

Shutdown (SHDN)

Drive SHDN low to disable the MAX1536 and reduce the supply current to less than 1µA. In shutdown, all circuitry and internal MOSFETs turn off, and the LX node becomes high impedance. Drive SHDN high or connect to VCC for normal operation.

Summing Comparator

Three signals are added together at the input of the summing comparator (Figure 2): an output-voltage error signal relative to the reference voltage, an integrated output-voltage error signal, and the sensed PMOS switch current. The transconductance amplifier with an external capacitor between COMP and VCC provides an integrated error signal. This integrator provides high DC accuracy without the need for a highgain amplifier (see the *Integrator Amplifier* section).

Power-Good Output (PGOOD)

PGOOD is an open-drain output that indicates if the output voltage is in regulation. PGOOD is actively held low in shutdown and during soft-start. After the soft-start terminates, PGOOD becomes high impedance as long as the output voltage is within $\pm 10\%$ of the nominal regulation voltage.

Once the MAX1536 has started, PGOOD pulls low when the output voltage drops 10% below or rises 10% above the nominal regulation voltage. PGOOD returns to high impedance when the output voltage regains regulation. For logic-level output voltages, connect a $100 \text{k}\Omega$ external pullup resistor between PGOOD and V_{CC} .

PGOOD is forced high impedance during the transition period selected by FBLANK (see the *Fault Blanking* section).

Table 3. FBLANK Configuration Table

FBLANK	FAULT BLANKING	TYPICAL FORCED-PWM DURATION (μs)				
Vcc	Enabled	150				
Open	Enabled	100				
REF	Enabled	50				
AGND	Disabled	100				

Fault Blanking (FBLANK)

The MAX1536 automatically enters forced-PWM operation for a predefined period following any GATE transition. The FBLANK control input determines how long the MAX1536 maintains forced-PWM operation (Table 3).

When fault blanking is enabled (FBLANK = V_{CC} , open, or REF), the MAX1536 forces PGOOD to a high-impedance state during the transition period selected by FBLANK (Table 3). This prevents the PGOOD signal from going low when the output-voltage change (ΔV_{OUT}) cannot occur as fast as the change in REFIN voltage (ΔV_{REFIN}).

Synchronous Rectification

In a nonsynchronous step-down regulator, an external Schottky diode provides a path for current to flow when the inductor is discharging. The MAX1536 synchronous rectifier replaces the external Schottky diode with an internal low-resistance NMOS switch reducing conduction losses and improving efficiency (Figure 3). There is typically 40ns of delay between MOSFET transitions, thus preventing cross conduction or "shoot through."





Figure 3. Step-Down Switching Regulator



Thermal Shutdown

The MAX1536 features a thermal fault-protection circuit. When the junction temperature rises above +165°C, a thermal sensor shuts down the MAX1536 regardless of $V_{\overline{SHDN}}$. The MAX1536 is reactivated after the junction temperature cools to +150°C.

Thermal Resistance

Junction-to-ambient thermal resistance, θ_{JA} , is highly dependent on the amount of copper area connected to the exposed backside pad. Airflow over the board significantly reduces θ_{JA} . For heat-sinking purposes, evenly distribute the copper area connected at the IC among the high-current pins. Refer to the Maxim website (www.maxim-ic.com) for QFN thermal considerations.

Power Dissipation

Power dissipation in the MAX1536 is dominated by conduction losses in the two internal power switches. Power dissipation due to supply current in the control section and average current used to charge and discharge the gate capacitance of the internal switches (i.e., switching losses—PSL) is approximately:

Psi =
$$C \times Vin^2 \times fsw$$

where:

C = 5nF.

fsw = switching frequency.

The combined conduction losses (P_{CL}) in the two power switches are approximated by:

$$PCL = IOUT^2 \times RPMOS$$

where:

IOUT = load current.

RPMOS = PMOS switch on-resistance.




Figure 4. Maximum Recommended Operating Frequency vs. Input Voltage

The junction-to-ambient thermal resistance required to dissipate this amount of power is calculated by:

$$\theta_{JA} \le \frac{T_{J(MAX)} - T_{A(MAX)}}{P_{SL} + P_{CL}}$$

where:

 θ_{JA} = junction-to-ambient thermal resistance.

 $T_{J(MAX)}$ = maximum junction temperature = +150°C.

 $T_{A(MAX)}$ = maximum ambient temperature.

Design Procedure

For typical applications, use the recommended component values in Table 1. For other applications, take the following steps:

- 1) Select the desired PWM-mode switching frequency. See Figure 4 for maximum operating frequency.
- 2) Select the constant off-time as a function of input voltage, output voltage, and switching frequency.
- 3) Select RTOFF as a function of off-time.
- 4) Select the inductor as a function of output voltage, off-time, and peak-to-peak inductor current.

Setting the Output Voltage

Setting VouT with a Resistive Voltage-Divider at FB The MAX1536 output voltage (VouT) is set using FB and REFIN (Figure 5). The MAX1536 regulates VFB to be equal to VREFIN. Connect FB to a resistive voltage-divider between VouT and AGND to adjust VouT from +0.7V to VIN. Select an RB from $10k\Omega$ to $100k\Omega$, then calculate RA based on the desired VouT:




Figure 5. Setting V_{OUT} with a Resistive Voltage-Divider at FB

$$R_A = R_B \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where $V_{FB} = V_{REFIN}$.

Setting Dynamic Output Voltages with REFIN

The MAX1536 regulates VFB to be equal to VREFIN. Changing VREFIN allows for a dynamic output voltage that changes between two set points (see the *Multioutput Voltage Settings* section for information on three or more output-voltage set points). Figure 1 shows a dynamically adjustable resistive voltage-divider network at REFIN. Keep VREFIN between 0.7V and 2V. Keep VREFIN below VCC - 1.35V to avoid an undervoltage lockout condition. Toggling GATE switches in and out the resistor connected between OD and AGND changing VREFIN. A logic high on GATE turns on the internal N-channel MOSFET, forcing OD to a low-impedance state. A low logic on GATE turns off the internal N-channel MOSFET, making OD high impedance. The output voltage is determined by the following equations:

$$\begin{split} V_{OUT} &= V_{FB} \left(1 + \frac{R_A}{R_B} \right) \\ V_{FB(LOW)} &= V_{REF} \left(\frac{R2}{R1 + R2} \right) \\ V_{FB(HIGH)} &= V_{REF} \left(\frac{R2 + R3}{R1 + R2 + R3} \right) \end{split}$$

The MAX1536 automatically enters forced-PWM operation on the rising and falling edges of GATE, and remains in forced-PWM mode for a minimum time selected by FBLANK (Table 3). Forced-PWM operation is required to ensure fast, accurate negative voltage transitions when REFIN is lowered. Since forced-PWM operation disables the zero-crossing comparator, the inductor current can reverse under light loads, quickly discharging the output capacitors. The MAX1536 also forces PGOOD to a high-impedance state for the period selected by FBLANK (Table 3).

For a step-voltage change at REFIN, the rate of change of the output voltage is limited by the inductor current ramp, the total output capacitance, the current limit, and the load during the transition. The voltage across the inductor and the inductance limits the inductor current ramp. The total output capacitance determines how much current is needed to change the output voltage. Additional load current slows down the output voltage change during a positive REFIN voltage change,

and speeds up the output voltage change during a negative REFIN voltage change.

Adding a capacitor across REFIN and AGND filters noise and controls the rate of change of the REFIN voltage during dynamic transitions. With the additional capacitance, the REFIN voltage slews between the two set points with a time constant given by the equivalent parallel resistance seen by the slew capacitor CREFIN. As shown in Figure 1, the time constant for a positive REFIN voltage transition is:

$$\tau_{POS} = \left(\frac{R1 \times (R2 + R3)}{R1 + R2 + R3}\right) C_{REFIN}$$

and the time constant for a negative REFIN voltage transition is:

$$\tau_{NEG} = \left(\frac{R1 \times R2}{R1 + R2}\right) C_{REFIN}$$

During a negative REFIN voltage transition, the MAX1536 sinks current to discharge the output capacitor and bring the output voltage down to the new set point. The MAX1536 does not have a negative current limit, so TNEG must be set long enough to keep the sinking current within the maximum current capability of the IC:

$$\tau_{NEG} \ge \frac{C_{OUT} \times \Delta V_{OUT}}{I_{SINK}}$$
 and $I_{SINK} \le I_{LIMIT}$

Programming the No-Load Switching Frequency and Off-Time

The MAX1536 features a programmable PWM mode switching frequency, which is set by the input and output voltage and the value of RTOFF. RTOFF sets the PMOS power switch off-time in PWM mode. Use the following equation to select the off-time according to the desired no-load switching frequency in PWM mode:

$$t_{OFF} = \frac{V_{IN} - V_{OUT}}{f_{PWM} \times V_{IN}}$$

where:

toff = the programmed off-time.

V_{IN} = the input voltage.

 V_{OUT} = the output voltage.

fPWM = no-load switching frequency, PWM mode.

Select RTOFF according to the formula:

$$R_{TOFF} = (t_{OFF} - 0.07\mu s) \frac{110k\Omega}{1.00\mu s}$$

VTOFF is typically 1.1V and the recommended values for RTOFF range from 30.1k Ω to 499k Ω for off-times of 0.3µs to 4.5µs.

Frequency Variation with Output Current

The operating frequency of the MAX1536 in PWM mode is determined primarily by tOFF (set by RTOFF), VIN, and VOUT as shown in the following formula:

$$f_{PWM} = \frac{V_{IN} - V_{OUT} - V_{PMOS}}{t_{OFF} (V_{IN} - V_{PMOS} + V_{NMOS})}$$

where:

V_{PMOS} = the voltage drop across the internal PMOS power switch, I_{OUT} × R_{PMOS}.

V_{NMOS} = the voltage drop across the internal NMOS synchronous-rectifier switch, I_{OUT} × R_{NMOS}.

As the output current increases, V_{NMOS} and V_{PMOS} increase and the voltage across the inductor decreases. This causes the frequency to drop. Approximate the change in frequency with the following formula:

$$\Delta f_{PWM} = -\frac{I_{OUT} \times R_{PMOS}}{V_{IN} \times t_{OFF}}$$

where RPMOS is the resistance of the internal MOSFETs (54m Ω , typ).

Inductor Selection

The key inductor parameters must be specified: inductor value (L) and peak current (IPEAK). The following equation includes a constant, denoted as LIR, which is the ratio of peak-to-peak inductor AC ripple current to maximum DC load current. A higher value of LIR allows smaller inductance but results in higher losses and ripple. A good compromise between size and losses is found at approximately a 25% ripple-current to load-current ratio (LIR = 0.25), which corresponds to a peak-inductor current 1.125 times the DC load current:

$$L = \frac{V_{OUT} \times t_{OFF}}{I_{OUT} \times LIR}$$

where:

IOUT = maximum DC load current.

LIR = ratio of peak-to-peak AC inductor current to DC load current, typically 0.25.

The peak-inductor current at full load is $1.125 \times I_{OUT}$ if the above equation is used; otherwise, the peak current is calculated by:

$$I_{PEAK} = I_{OUT} + \frac{V_{OUT} \times t_{OFF}}{2 \times L}$$

Choose an inductor with a saturation current at least as high as the peak-inductor current. The inductor selected should exhibit low losses at the chosen operating frequency.

Capacitor Selection

The input-filter capacitor reduces peak currents and noise at the voltage source. Use a low-ESR and low-ESL capacitor located no further than 5mm from IN. Select the input capacitor according to the RMS input ripple-current requirements and voltage rating:

$$I_{RIPPLE} = I_{LOAD} \frac{\sqrt{V_{OUT} (V_{IN} - V_{OUT})}}{V_{IN}}$$

where IRIPPLE = input RMS current ripple.

The output-filter capacitor affects the output-voltage ripple, output load-transient response, and feedback-loop stability. For stable operation, the MAX1536 requires a minimum output ripple voltage of $V_{RIPPLE} \ge 1\% \times V_{OUT}$.

The minimum ESR of the output capacitor is calculated by:

ESR > 1% x
$$\frac{L}{t_{OFF}}$$

Stable operation requires the correct output-filter capacitor. When choosing the output capacitor, ensure that:

$$C_{OUT} \ge \frac{t_{OFF}}{V_{OUT}} \times \frac{79\mu F \times 1V}{1\mu s}$$

Integrator Amplifier

An internal transconductance amplifier fine tunes the output DC accuracy. A capacitor, C_{COMP}, from COMP to V_{CC} compensates the transconductance amplifier. For stability, choose C_{COMP} = 470pF. A larger capacitor value maintains a constant average output voltage, but slows the loop response to changes in output voltage. A smaller capacitor value speeds up the loop response to changes in output voltage but decreases stability.

Applications Information

Multioutput Voltage Settings

The MAX1536 is optimized to work in applications that require two dynamic output voltages; however, discrete logic or a DAC connected to REFIN allows three or more dynamic output voltages.

Figure 6 shows an application circuit providing four voltage levels using discrete logic. Switching resistors in and out of the resistor network changes the voltage at REFIN. An edge-detection circuit is added to trigger a 1µs pulse on GATE to start the fault-blanking and forced-PWM operation. GATE requires a minimum pulse width of 500ns. The edge-detection circuit is not required if the MAX1536 is always in PWM mode ($\overline{\text{SKIP}} = \text{VCC}$) and fault blanking is not necessary.

Active Bus Termination

Active bus termination power supplies generate a voltage rail that tracks a set reference. Active bus termination power supplies are unique because they source and sink current. DDR memory architecture requires active bus termination. In DDR memory architecture, the termination voltage is set at exactly half the memory supply voltage. Configure the MAX1536 to generate the termination voltage using a resistor-divider at REFIN. Force the MAX1536 to operate in PWM mode (SKIP = VCC) to source and sink current. Figure 7 shows the MAX1536 configured as a DDR termination regulator. Connect GATE and FBLANK to AGND when unused.




Figure 6. Multioutput Voltage Settings

Circuit Layout and Grounding

Good layout is necessary to achieve the intended output power level, high efficiency, and low noise. Good layout includes the use of a ground plane, careful component placement, and correct routing of traces using appropriate trace widths. Refer to the MAX1536 EV Kit for layout reference.




Figure 7. Active Bus Termination




Figure 8. Source/Sink Waveforms

The following points are in order of decreasing importance:


- Minimize switched-current and high-current ground loops. Connect the input capacitor's ground, the output capacitor's ground, and PGND at a single point. Connect the resulting island to AGND at only one point.
- Connect the input filter capacitor less than 5mm away from IN. The connecting copper trace carries large currents and must be at least 1mm wide, preferably 2.5mm.
- 3) Place the LX node components as close together and as near to the device as possible. This reduces noise, resistive losses, and switching losses.
- 4) A ground plane is essential for optimal performance. In most applications, the circuit is located on a multilayer board, and full use of the four or more layers is recommended. Use the top and bottom layers for interconnections and the inner layers for an uninterrupted ground plane. Avoid large AC currents through the ground plane.

_Chip Information

TRANSISTOR COUNT: 4305 PROCESS: BICMOS

_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS												
PKG.		16L 5x5			20L 5x5			28L 5x5			32L 5x5		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A3	0.20 REF.).20 REF	=.	0.20 REF.			(0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
Е	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
е		0.80 BS	Э.	0.65 BSC.		0.50 BSC.		0.50 BSC.					
k	0.25	-	-	0.25	-	-	0.25	•		0.25	-	•	
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	
N		16			20			28		32			
ND		4			5		7				8		
NE		4			5		7		8				
JEDEC		WHHB			WHHC		WHHD-1				WHHD	-2	

EXPOSED PAD VARIATIONS						
PKG. CODES	D2			E2		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20

NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- $\stackrel{ extstyle e$
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.