

FEATURES

- **Guaranteed Low Offset Voltage**

LT1001AM	15 μ V max
LT1001C	60 μ V max
- **Guaranteed Low Drift**

LT1001AM	0.6 μ V/ $^{\circ}$ C max
LT1001C	1.0 μ V/ $^{\circ}$ C max
- **Guaranteed Low Bias Current**

LT1001AM	2nA max
LT1001C	4nA max
- **Guaranteed CMRR**

LT1001AM	114dB min
LT1001C	110dB min
- **Guaranteed PSRR**

LT1001AM	110dB min
LT1001C	106dB min
- **Low Power Dissipation**

LT1001AM	75mW max
LT1001C	80mW max
- **Low Noise 0.3 μ V_{p-p}**

APPLICATIONS

- Thermocouple amplifiers
- Strain gauge amplifiers
- Low level signal processing
- High accuracy data acquisition


DESCRIPTION

The LT1001 significantly advances the state-of-the-art of precision operational amplifiers. In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Consequently, the specifications of the lowest cost, commercial temperature device, the LT1001C, have been dramatically improved when compared to equivalent grades of competing precision amplifiers.

Essentially, the input offset voltage of all units is less than 50 μ V (see distribution plot below). This allows the LT1001AM/883 to be specified at 15 μ V. Input bias and offset currents, common-mode and power supply rejection of the LT1001C offer guaranteed performance which were previously attainable only with expensive, selected grades of other devices. Power dissipation is nearly halved compared to the most popular precision op amps, without adversely affecting noise or speed performance. A beneficial by-product of lower dissipation is decreased warm-up drift. Output drive capability of the LT1001 is also enhanced with voltage gain guaranteed at 10 mA of load current. For similar performance in a dual precision op amp, with guaranteed matching specifications, see the LT1002. Shown below is a platinum resistance thermometer application.

2


**Linearized Platinum Resistance Thermometer
with $\pm 0.025^{\circ}$ C Accuracy Over 0 to 100 $^{\circ}$ C**



* ULTRONIX 105A WIREWOUND
** 1% FILM
† PLATINUM RTD
118MF (ROSEMOUNT, INC.)

‡ Trim sequence: trim offset (0 $^{\circ}$ C = 1000.0 Ω), trim linearity (35 $^{\circ}$ C = 1138.7 Ω), trim gain (100 $^{\circ}$ C = 1392.6 Ω). Repeat until all three points are fixed with $\pm 0.025^{\circ}$ C.

**Typical Distribution
of Offset Voltage
 $V_s = \pm 15V, T_A = 25^{\circ}C$**



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 22V$
Differential Input Voltage	$\pm 30V$
Input Voltage	$\pm 22V$
Output Short Circuit Duration	Indefinite
Operating Temperature Range	
LT1001AM/LT1001M	$-55^{\circ}C$ to $150^{\circ}C$
LT1001AC/LT1001C	$0^{\circ}C$ to $125^{\circ}C$
Storage: All Devices	$-65^{\circ}C$ to $150^{\circ}C$
Lead Temperature (Soldering, 10 sec.)	$300^{\circ}C$

PACKAGE/ORDER INFORMATION

TOP VIEW H PACKAGE METAL CAN	ORDER PART NUMBER LT1001AMH/883 LT1001MH LT1001ACH LT1001CH
TOP VIEW J8 PACKAGE 8 PIN HERMETIC DIP N8 PACKAGE 8 PIN PLASTIC DIP	LT1001AMJ8/883 LT1001MJ8 LT1001ACJ8 LT1001CJ8 LT1001ACN8 LT1001CN8

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1001AM/883 LT1001AC			LT1001M/LT1001C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage	Note 1 LT1001AM/883 LT1001AC		7 10	15 25		18	60	μV
$\frac{\Delta V_{OS}}{\Delta \text{Time}}$	Long Term Input Offset Voltage Stability	Notes 2 and 3		0.2	1.0		0.3	1.5	$\mu V/\text{month}$
I_{OS}	Input Offset Current			0.3	2.0		0.4	3.8	nA
I_b	Input Bias Current			± 0.5	± 2.0		± 0.7	± 4.0	nA
e_n	Input Noise Voltage	0.1Hz to 10Hz (Note 2)		0.3	0.6		0.3	0.6	μV_{p-p}
e_n	Input Noise Voltage Density	$f_o = 10\text{Hz}$ (Note 5) $f_o = 1000\text{Hz}$ (Note 2)		10.3 9.6	18.0 11.0		10.5 9.8	18.0 11.0	$nV/\sqrt{\text{Hz}}$
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega$, $V_o = \pm 12V$ $R_L \geq 1k\Omega$, $V_o = \pm 10V$	450 300	800 500		400 250	800 500		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	114	126		110	126		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	110	123		106	123		dB
R_{in}	Input Resistance Differential Mode	(Note 4)	30	100		15	80		M Ω
	Input Voltage Range		± 13	± 14		± 13	± 14		V
V_{OUT}	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$ $R_L \geq 1k\Omega$	± 13 ± 12	± 14 ± 13.5		± 13 ± 12	± 14 ± 13.5		V
S_R	Slew Rate	$R_L \geq 2k\Omega$ (Note 4)	0.1	0.25		0.1	0.25		V/ μs
GBW	Gain-Bandwidth Product	(Note 4)	0.4	0.8		0.4	0.8		MHz
P_d	Power Dissipation	No load No load, $V_S = \pm 3V$	46 4	75 6		48 4	80 8		mW

See Notes on page 3.

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -55^\circ C \leq T_A \leq 125^\circ C$, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1001AM/883			LT1001M			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage		●		30	60		45	160	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Offset Voltage Drift		●		0.2	0.6		0.3	1.0	$\mu V/^\circ C$
I_{OS}	Input Offset Current		●		0.8	4.0		1.2	7.6	nA
I_B	Input Bias Current		●		± 1.0	± 4.0		± 1.5	± 8.0	nA
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega, V_0 = \pm 10V$	●	300	700		200	700		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	●	110	122		106	120		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3$ to $\pm 18V$	●	104	117		100	117		dB
	Input Voltage Range		●	± 13	± 14		± 13	± 14		V
V_{OUT}	Output Voltage Swing	$R_L \geq 2k\Omega$	●	± 12.5	± 13.5		± 12.0	± 13.5		V
P_d	Power Dissipation	No load	●		55	90		60	100	mW

2

$V_S = \pm 15V, 0^\circ C \leq T_A \leq 70^\circ C$, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS		LT1001AC			LT1001C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage		●		20	60		30	110	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Offset Voltage Drift		●		0.2	0.6		0.3	1.0	$\mu V/^\circ C$
I_{OS}	Input Offset Current		●		0.5	3.5		0.6	5.3	nA
I_B	Input Bias Current		●		± 0.7	± 3.5		± 1.0	± 5.5	nA
A_{VOL}	Large Signal Voltage Gain	$R_L \geq 2k\Omega, V_0 = \pm 10V$	●	350	750		250	750		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	●	110	124		106	123		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	●	106	120		103	120		dB
	Input Voltage Range		●	± 13	± 14		± 13	± 14		V
V_{OUT}	Output Voltage Swing	$R_L \geq 2k\Omega$	●	± 12.5	± 13.8		± 12.5	± 13.8		V
P_d	Power Dissipation	No load	●		50	85		55	90	mW

The ● denotes the specifications which apply over the full operating temperature range.

Note 1: Offset voltage for the LT1001AM/883 and LT1001AC are measured after power is applied and the device is fully warmed up. All other grades are measured with high speed test equipment, approximately 1 second after power is applied. The LT1001AM/883 receives 168 hr. burn-in at $125^\circ C$. or equivalent.

Note 2: This parameter is tested on a sample basis only.


Note 3: Long Term Input Offset Voltage Stability refers to the averaged trend line of V_{OS} versus Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 days are typically $2.5\mu V$.

Note 4: Parameter is guaranteed by design.


Note 5: 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.

TYPICAL PERFORMANCE CHARACTERISTICS


Typical Distribution of Offset Voltage Drift with Temperature




Offset Voltage Drift with Temperature of Representative Units




Warm-Up Drift




0.1Hz to 10Hz Noise




Noise Spectrum




Long Term Stability of Four Representative Units




Input Bias and Offset Current vs Temperature



Input Bias Current Over the Common Mode Range




Input Bias Current vs. Differential Input Voltage




TYPICAL PERFORMANCE CHARACTERISTICS


Open Loop Voltage Gain vs Temperature




Open Loop Voltage Gain Frequency Response




Gain, Phase Shift vs. Frequency




Common Mode Limit vs Temperature




Common Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency




Supply Current vs Supply Voltage



Output Swing vs. Load Resistance




Output Short Circuit Current vs Time




TYPICAL PERFORMANCE CHARACTERISTICS

Small Signal Transient Response




$A_V = +1$, $C_L = 50\text{pF}$

Voltage Follower Overshoot vs Capacitive Load




Small Signal Transient Response




$A_V = +1$, $C_L = 1000\text{pF}$


Large Signal Transient Response



Maximum Undistorted Output vs. Frequency



Closed Loop Output Impedance



APPLICATIONS INFORMATION

Application Notes and Test Circuits


The LT1001 series units may be inserted directly into OP-07, OP-05, 725, 108A or 101A sockets with or without removal of external frequency compensation or nulling components. The LT1001 can also be used in 741, LF156 or OP-15 applications provided that the nulling circuitry is removed.

The LT1001 is specified over a wide range of power supply voltages from $\pm 3\text{V}$ to $\pm 18\text{V}$. Operation with lower supplies is possible down to $\pm 1.2\text{V}$ (two Ni-Cad batteries). However, with $\pm 1.2\text{V}$ supplies, the device is stable only in closed loop gains of $+2$ or higher (or inverting gain of one or higher).

Unless proper care is exercised, thermocouple effects caused by temperature gradients across dissimilar

metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier. Air currents over device leads should be minimized, package leads should be short, and the two input leads should be as close together as possible and maintained at the same temperature.

Test Circuit for Offset Voltage and its Drift with Temperature



The circuit diagram shows an LM100B op-amp configured as a precision zero-current detector. The op-amp's non-inverting input (pin 2) is connected to a +5V supply through a 39.2 Ω 1% resistor. The inverting input (pin 3) is connected to a -5V supply through a 5k 5% resistor. The output (pin 6) is connected to a 20k 5% resistor, which is in series with the base of a 2N3904 transistor. The transistor's emitter is connected to ground, and its collector is connected to the +5V supply through a 4.99k 1% resistor. A 1.21M 1% resistor connects the collector of the transistor back to the non-inverting input (pin 2) of the op-amp, creating a positive feedback loop. A diode (IN914) is connected in parallel with the 20k resistor, with its cathode to the op-amp output and its anode to ground. The op-amp's pin 7 is connected to +5V and pin 8 is connected to -5V. The output of the transistor is labeled 'OUTPUT'.

Positive feedback to one of the nulling terminals creates 5 μ to 20 μ V of hysteresis. Input offset voltage is typically changed by less than 5 μ V due to the feedback

Positive feedback to one of the nulling terminals creates 5 μ to 20 μ V of hysteresis. Input offset voltage is typically changed by less than 5 μ V due to the feedback.

The diagram shows a precision rectifier circuit. An LF1001 op-amp is configured with its non-inverting input (pin 3) to a 5V supply and its inverting input (pin 2) to the input V_{IN} through a 5K resistor. The op-amp's output (pin 6) drives the base of a 2N3685 PNP transistor. The emitter of the 2N3685 is connected to the V_- supply, and its collector is connected to the base of a 2N2219 NPN transistor. The emitter of the 2N2219 is also connected to the V_- supply, and its collector is connected to the output node. A 10K resistor is connected between the base and emitter of the 2N2219. A 1000pF capacitor is connected between the op-amp output (pin 6) and its inverting input (pin 2). A load resistor R is connected between the output node and ground, with a time constant $RC \approx 10^{-4}$. The output current is $I_{OUT} = \frac{V_{IN}}{R}$. The supply voltage is $V_- = -2$ to -35 V.

The diagram shows an LT1001 op-amp configured as a current source. The non-inverting input (pin 3) is connected to V_{IN} through a resistor labeled "0 to $(V^+ - 1V)$ ". The inverting input (pin 2) is connected to the output (pin 6). The op-amp is powered by $V^+ = 2$ to $35V$ (pin 7) and $-5V$ (pin 4). The output (pin 6) drives the base of a 2N3685 PNP transistor. The emitter of the 2N3685 is connected to the $-5V$ supply. The collector of the 2N3685 is connected to the base of a 2N2219 NPN transistor. The emitter of the 2N2219 is connected to ground. The collector of the 2N2219 is connected to the output node, which is also connected to a load resistor R to ground. A 10K resistor is connected between the collector of the 2N3685 and the base of the 2N2219. The output current is labeled $I_{OUT} = \frac{V_{IN}}{R}$.


The circuit diagram illustrates a precision current source and a differential amplifier. The top section, labeled "PRECISION CURRENT SOURCE", uses an LT1001 op-amp configured as a voltage follower. The non-inverting input (pin 3) is connected to a +15V supply through an 8.2k resistor and a 2.0k resistor. The inverting input (pin 2) is connected to the output (pin 6) through a 2k resistor. The output (pin 6) drives the base of a 2N2219 transistor. The emitter of the 2N2219 is connected to a -15V supply through a 100Ω resistor. The collector of the 2N2219 is connected to a +15V supply through a 100Ω resistor. A 4.99k resistor is connected between the +15V supply and the base of the 2N2219. A 1N4148 diode is connected between the base and emitter of the 2N2219. The output of the current source is labeled "REFERENCE OUT TO MONITORING A/D CONVERTER".

The bottom section is a differential amplifier. It consists of two LT1001 op-amps. The top op-amp is configured as a voltage follower, with its non-inverting input (pin 3) connected to the output of the precision current source. The inverting input (pin 2) is connected to the output (pin 6) through a 2k resistor. The output (pin 6) drives the base of a 2N2907 transistor. The emitter of the 2N2907 is connected to a -15V supply through a 100Ω 5W resistor. The collector of the 2N2907 is connected to a +15V supply through a 100Ω resistor. A 1N4148 diode is connected between the base and emitter of the 2N2907. The bottom op-amp is configured as a voltage follower, with its non-inverting input (pin 3) connected to the output of the precision current source. The inverting input (pin 2) is connected to the output (pin 6) through a 2k resistor. The output (pin 6) drives the base of a 2N2219 transistor. The emitter of the 2N2219 is connected to a -15V supply through a 100Ω resistor. The collector of the 2N2219 is connected to a +15V supply through a 100Ω resistor. A 1N4148 diode is connected between the base and emitter of the 2N2219. The output of the differential amplifier is labeled "0 TO 10V OUT".

The circuit also includes a 350Ω BRIDGE connected between the two op-amp outputs. A 301k resistor is connected between the two op-amp outputs. A 10k ZERO potentiometer is connected between the two op-amp outputs. A 1μF capacitor is connected between the two op-amp outputs. A 340k resistor is connected between the two op-amp outputs. A 1.1k GAIN TRIM potentiometer is connected between the two op-amp outputs.

* RN60C FILM RESISTORS

Large Signal Voltage Follower With 0.001% Worst-Case Accuracy




The voltage follower is an ideal example illustrating the overall excellence of the LT1001. The contributing error terms are due to offset voltage, input bias current, voltage gain, common-mode and power-supply

rejections. Worst-case summation of guaranteed specifications is tabulated below.


Error	OUTPUT ACCURACY			
	LT1001AM /883 25°C Max.	LT1001C 25°C Max.	LT1001AM /883 -55 to 125°C Max.	LT1001C 0 to 70°C Max.
Offset Voltage	15μV	60μV	60μV	110μV
Bias Current	20μV	40μV	40μV	55μV
Common-Mode Rejection	20μV	30μV	30μV	50μV
Power Supply Rejection	18μV	30μV	36μV	42μV
Voltage Gain	22μV	25μV	33μV	40μV
Worst-case Sum	95μV	185μV	199μV	297μV
Percent of Full Scale (=20V)	0.0005%	0.0009%	0.0010%	0.0015%

2

Thermally Controlled Nicad Charger




Precision Absolute Value Circuit




Precision Power Supply with Two Outputs

- (1) 0 to 10V in 100 μ V STEPS
- (2) 0 to 100V in 1mV STEPS



Dead Zone Generator

BIPOLAR SYMMETRY IS EXCELLENT BECAUSE ONE DEVICE, Q2, SETS BOTH LIMITS




* 1% FILM
 ** RATIO MATCH 0.05%
 Q2 3.4.5 CA 3096 TRANSISTOR ARRAY




SCHEMATIC DIAGRAM

LT1001 Schematic Diagram




PACKAGE DESCRIPTION

H Package
Metal Can




NOTE: DIMENSIONS IN INCHES

J8 Package
8 Lead Hermetic Dip



NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE

N8 Package
8 Lead Plastic



NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE

$T_{j,max}$	θ_{ja}	θ_{jc}
150°C	150°C/W	45°C/W

$T_{j,max}$	θ_{ja}
150°C	100°C/W

$T_{j,max}$	θ_{ja}
100°C	130°C/W