


# LRI2K

# Memory TAG IC, 64 bit UID, 2048 bit EEPROM with KILL Code 13.56MHz, ISO15693 and ISO18000-3 Mode 1 compliant

PRELIMINARY DATA

# **Features summary**

- ISO15693 Standard Fully Compliant
- ISO18000-3 Mode 1 Standard Fully Compliant
- 13.56MHz ±7kHz Carrier Frequency
- To Tag: 10% or 100% ASK modulation using 1/4 (26Kbit/s) or 1/256 (1.6Kbit/s) pulse position coding
- From Tag: Load modulation using Manchester coding with 423KHz and 484KHz Sub-carrier in Low (6.6Kbit/s) or High (26Kbit/s). Support the 53Kbit/s data rate with Fast commands.
- Internal Tuning Capacitor (21pF, 28.5pF, 102pF)
- 1.000.000 Erase/Write Cycles (minimum)
- 40 Year Data Retention (minimum)
- 2048 bits EEPROM with Block Lock Feature
- 64 bits Unique Identifier (UID)
- Electrical Article Surveillance capable (software controlled)
- KILL function
- READ & WRITE (Block of 32 bits)
- 5ms Programming Time



LRI2K Contents

# **Contents**

1	Sum	mary de	escription	10
	1.1	Memoi	ory mapping	11
	1.2	Comm	nands	12
	1.3	Initial o	dialogue for vicinity cards	13
		1.3.1	Power transfer	13
		1.3.2	Frequency	13
		1.3.3	Operating field	13
2	Com	nmunica	ation signal from VCD to LRI2K	14
3	Data	rate an	nd data coding	15
	3.1	Data c	coding mode: 1 out of 256	15
	3.2	Data c	coding mode: 1 out of 4	17
	3.3	VCD to	o LRI2K frames	18
	3.4	Start C	Of Frame (SOF)	18
4	Com	nmunica	ations signal from LRI2K to VCD	20
	4.1	Load n	modulation	20
	4.2	Subca	arrier	20
	4.3	Data ra	rates	20
5	Bit r	epresen	ntation and coding	21
	5.1	Bit cod	ding using one subcarrier	21
		5.1.1	High data rate	21
		5.1.2	Low data rate	22
	5.2	Bit cod	ding using two subcarriers	23
		5.2.1	High Data rate	23
		5.2.2	Low Data rate	23
6	LRI2	K to VC	CD frames	24
	6.1	SOF w	when using one subcarrier	24
		6.1.1	High data rate	24
		6.1.2	Low data rate	25

Contents

	6.2	SOF when using two subcarriers
		6.2.1 High Data Rate
		6.2.2 Low Data Rate
	6.3	EOF when using one subcarrier
		6.3.1 High Data Rate
		6.3.2 Low Data Rate
	6.4	EOF when using two subcarriers
		6.4.1 High Data Rate
		6.4.2 Low Data Rate
7	Uniq	ue Identifier (UID)
8	Appl	ication Family Identifier (AFI)
	• •	
9	Data	Storage Format IDentifier (DSFID)
	9.1	CRC 30
10	LRI2	K protocol description31
11	LRI2	K States
	11.1	Power-off State
	11.2	Ready State 33
	11.3	Quiet State
	11.4	Selected State
12	Mode	es
	12.1	Addressed mode
	12.2	Non-Addressed mode (General Request)
	12.3	Select mode 35
13	Requ	uest format
	13.1	Request Flags
14	Resp	oonse format
	14.1	Response Flags
	14.2	Response Error Code

LRI2K Contents

15	<b>Anti-c</b> 15.1	Request parameters	
16	Requ	est Processing by the LRI2K	42
17	Expla	nation of the possible cases	43
18	Inven	tory Initiated command	45
19	Timin	g definition	46
	19.1	t1: LRI2K response delay	46
	19.2	t2: VCD new request delay	46
	19.3	t <sub>3</sub> : VCD new request delay in the absence of a response from the LRI2K	46
20	Comn	nands codes	47
	20.1	Inventory	48
	20.2	Stay Quiet	49
	20.3	Read Single Block	50
	20.4	Write Single Block	51
	20.5	Lock Block	52
	20.6	Read Multiple Block	53
	20.7	Select	55
	20.8	Reset to Ready	56
	20.9	Write AFI	57
	20.10	Lock AFI	58
	20.11	Write DSFID	59
	20.12	Lock DSFID	60
	20.13	Get System Info	61
	20.14	Get Multiple Block Security Status	62
	20.15	Kill	64
	20.16	Write Kill	65
	20.17	Lock Kill	66
	20.18	Fast Read Single Block	68
	20.19	Fast Inventory Initiated	69
	20.20	Fast Initiate	70

Contents

	20.21	Fast Read Multiple Block	71
	20.22	Inventory Initiated	73
	20.23	Initiate	74
21	Maxin	num Rating	75
22	DC an	nd AC Parameters	76
23	Packa	ge mechanical	78
24	Part n	umbering	82
Appendix	A Aı	nti-collision algorithm (Informative)	83
	A.1	Algorithm for pulsed slots	83
Appendix	B CI	RC (Informative)	84
	B.1	CRC Error Detection Method	84
	B.2	CRC Calculation Example	84
	B.3	Application Family Identifier (AFI) (Informative)	86
25	Revis	ion history	87

LRI2K List of tables

# List of tables

Table 1.	Signal Names	. 10
Table 2.	LRI2K Memory Map	
Table 3.	10% Modulation Parameters	
Table 4.	Response data rate	
Table 5.	UID format	
Table 6.	CRC transmission rules	
Table 7.	VCD Request Frame Format	
Table 8.	LRI2K Response Frame Format	
Table 9.	LRI2K Protocol Timing	
Table 10.	LRI2K response depending on Request Flags	
Table 11.	General Request Format	
Table 12.	Definitions of Request Flags 1 to 4	
Table 13.	Request Flags 5 to 8 when Bit 3 = 0	
Table 14.	Request Flags 5 to 8 when Bit 3 = 1	
Table 15.	General Response Format	
Table 16.	Definitions of Response Flags 1 to 8	
Table 17.	Response Error Code Definition	
Table 18.	Inventory Request Format	
Table 19.	Example of the addition of 0-bits to an 11-bit Mask Value	
Table 20.	Timing values	
Table 21.	Command codes	
Table 22.	Inventory Request Format	
Table 23.	Inventory Response Format	
Table 24.	Stay Quiet Request Format	
Table 25.	Stay Quiet Frame exchange between VCD and LRI2K	
Table 26.	Read Single Block Request Format	
Table 27.	Read Single Block Response Format when Error_Flag is NOT set	
Table 28.	Block Locking Status	
Table 29.	Read Single Block Response Format when Error_Flag is set	
Table 30.	READ Single Block Frame exchange between VCD and LRI2K	
Table 31.	Write Single Block Request Format	
Table 32.	Write Single Block Response Format when Error Flag is NOT set	
Table 33.	Write Single Block Response Format when Error Flag is set	
Table 34.	Write Single Block Frame exchange between VCD and LRI2K	. 51
Table 35.	Lock Single Block Request Format	. 52
Table 36.	Lock Block Response Format when Error Flag is NOT set	
Table 37.	Lock Block Response Format when Error Flag is set	
Table 38.	Lock Block Frame exchange between VCD and LRI2K	. 52
Table 39.	Read Multiple Block Request Format	. 53
Table 40.	Read Multiple Block Response Format when Error_Flag is NOT set	. 53
Table 41.	Block Locking Status	. 53
Table 42.	Read Multiple Block Response Format when Error_Flag is set	. 53
Table 43.	READ Multiple Block Frame exchange between VCD and LRI2K	
Table 44.	Select Request Format	. 55
Table 45.	Select Block Response Format when Error Flag is NOT set	
Table 46.	Select Response Format when Error Flag is set	. 55
Table 47.	Select Frame exchange between VCD and LRI2K	
Table 48.	Reset to Ready Request Format	. 56



List of tables LRI2K

Table 49.	Reset to Ready Response Format when Error Flag is NOT set	56
Table 50.	Reset to ready Response Format when Error Flag is set	56
Table 51.	Reset to Ready Frame exchange between VCD and LRI2K	56
Table 52.	Write AFI Request Format	
Table 53.	Write AFI Response Format when Error Flag is NOT set	57
Table 54.	Write AFI Response Format when Error Flag is set	57
Table 55.	Write AFI Frame exchange between VCD and LRI2K	57
Table 56.	Lock AFI Request Format	
Table 57.	Lock AFI Response Format when Error Flag is NOT set	58
Table 58.	Lock AFI Response Format when Error Flag is set	58
Table 59.	Lock AFI Frame exchange between VCD and LRI2K	58
Table 60.	Write DSFID Request Format	
Table 61.	Write DSFID Response Format when Error Flag is NOT set	59
Table 62.	Write DSFID Response Format when Error Flag is set	
Table 63.	Write DSFID Frame exchange between VCD and LRI2K	
Table 64.	Lock DSFID Request Format	
Table 65.	Lock DSFID Response Format when Error Flag is NOT set	
Table 66.	Lock DSFID Response Format when Error Flag is set	
Table 67.	Lock DSFID Frame exchange between VCD and LRI2K	
Table 68.	Get System Info Request Format	
Table 69.	Get System Info Response Format when Error_Flag is NOT set	
Table 70.	Get System Info Response Format when Error_Flag is set	
Table 71.	Get System Info Frame exchange between VCD and LRI2K	
Table 72.	Get Multiple Block Security Status Request Format	
Table 73.	Get Multiple Block Security Status Response Format when Error_Flag is NOT set	
Table 74.	Block Locking Status	
Table 75.	Get Multiple Block Security Status Response Format when Error_Flag is set	
Table 76.	Get Multiple Block Security Status Frame exchange between VCD and LRI2K	
Table 77.	Kill Request Format	
Table 78.	Kill Response Format when Error Flag is NOT set	
Table 79.	Kill Response Format when Error Flag is set	
Table 80.	Kill Frame exchange between VCD and LRI2K	
Table 81.	Write Kill Request Format	
Table 82.	Write Kill Response Format when Error Flag is NOT set	
Table 83.	Write Kill Response Format when Error Flag is set	
Table 84.	Write Kill Frame exchange between VCD and LRI2K	
Table 85.	Lock Kill Request Format	
Table 86.	Protect Status	
Table 87.	Lock Kill Response Format when Error Flag is NOT set	
Table 88.	Lock Kill Response Format when Error Flag is set	
Table 89.	Lock Kill Frame exchange between VCD and LRI2K	
Table 90.	Fast Read Single Block Request Format	
Table 91.	Fast Read Single Block Response Format when Error_Flag is NOT set	
Table 92.	Block Locking Status	
Table 93.	Fast Read Single Block Response Format when Error_Flag is set	
Table 94.	Fast Read Single Block Frame exchange between VCD and LRI2K	
Table 95.	Fast Inventory Initiated Request Format	
Table 96.	Fast Inventory Initiated Response Format	
Table 97.	Fast Initiate Request Format	
Table 98.	Fast Initiate Initiated Response Format	
Table 99.	Fast Initiate Frame exchange between VCD and LRI2K	
Table 100	Fact Read Multiple Block Request Format	

LRI2K List of tables

Table 101.	Fast Read Multiple Block Response Format when Error_Flag is NOT set	71
Table 102.	Block Locking Status if Option_Flag is set	71
Table 103.	Fast Read Multiple Block Response Format when Error_Flag is set	71
Table 104.	Fast READ Multiple Block Frame exchange between VCD and LRI2K	72
Table 105.	Inventory Initiated Request Format	73
Table 106.	Inventory Initiated Response Format	73
Table 107.	Initiate Request Format	74
Table 108.	Initiate Initiated Response Format	74
Table 109.	Initiate Frame exchange between VCD and LRI2K	74
Table 110.	Absolute Maximum Ratings	75
Table 111.	AC Characteristics	76
Table 112.	DC Characteristics	77
Table 113.	Operating Conditions	
Table 114.	A1 Antenna on Tape Mechanical Data	78
Table 115.	A6 Antenna on Tape Mechanical Data	79
Table 116.	A7 Antenna on Tape Mechanical Data	80
Table 117.	UFDFPN8 - 8-lead Ultra thin Fine pitch Dual Flat Package No lead (MLP)	
	Mechanical Data	81
Table 118.	Ordering Information Scheme	
Table 119.	CRC Definition	84
Table 120.	AFI Coding	86
Table 121	Document revision history	87

List of figures LRI2K

# **List of figures**

Figure 2.       100% Modulation Waveform.       14         Figure 3.       10% Modulation Waveform.       14         Figure 4.       1 out of 256 coding mode.       15         Figure 5.       Detail of one time period.       16         Figure 6.       1 out of 4 coding mode.       17         Figure 7.       1 out of 4 coding example.       17         Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate x2       21         Figure 14.       Logic 0, Low data rate x2       21         Figure 15.       Logic 0, Low data rate x2       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate x2       22         Figure 20.       Logic 1, Low data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.
Figure 4.       1 out of 256 coding mode       15         Figure 5.       Detail of one time period       16         Figure 6.       1 out of 4 coding mode       17         Figure 7.       1 out of 4 coding example       17         Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate x2       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24
Figure 5.       Detail of one time period.       16         Figure 6.       1 out of 4 coding mode.       17         Figure 7.       1 out of 4 coding example.       17         Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate x2       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 17.       Logic 1, Low data rate x2       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 6.       1 out of 4 coding mode       17         Figure 7.       1 out of 4 coding example.       17         Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2.       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2.       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2.       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate       22         Figure 20.       Logic 0, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 7.       1 out of 4 coding example.       17         Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 20.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 8.       SOF to select 1 out of 256 data coding mode       18         Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate x2       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate x2       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate x2       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 20.       Logic 0, High data rate x2       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 9.       SOF to select 1 out of 4 data coding mode       18         Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 20.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 0, Low data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 10.       EOF for either data coding mode       19         Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 0, Low data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 11.       Logic 0, High data rate       21         Figure 12.       Logic 0, High data rate x2       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 12.       Logic 0, High data rate x2.       21         Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2.       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2.       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2.       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 13.       Logic 1, High data rate       21         Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 14.       Logic 1, High data rate x2       21         Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 15.       Logic 0, Low data rate       22         Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 16.       Logic 0, Low data rate x2       22         Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 17.       Logic 1, Low data rate       22         Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 18.       Logic 1, Low data rate x2       22         Figure 19.       Logic 0, High data rate       23         Figure 20.       Logic 1, High data rate       23         Figure 21.       Logic 0, Low data rate       23         Figure 22.       Logic 1, Low data rate       23         Figure 23.       Start of frame, High data rate, one subcarrier       24         Figure 24.       Start of frame, High data rate, one subcarrier x2       24
Figure 19.Logic 0, High data rate23Figure 20.Logic 1, High data rate23Figure 21.Logic 0, Low data rate23Figure 22.Logic 1, Low data rate23Figure 23.Start of frame, High data rate, one subcarrier24Figure 24.Start of frame, High data rate, one subcarrier x224
Figure 20.Logic 1, High data rate23Figure 21.Logic 0, Low data rate23Figure 22.Logic 1, Low data rate23Figure 23.Start of frame, High data rate, one subcarrier24Figure 24.Start of frame, High data rate, one subcarrier x224
Figure 21.Logic 0, Low data rate23Figure 22.Logic 1, Low data rate23Figure 23.Start of frame, High data rate, one subcarrier24Figure 24.Start of frame, High data rate, one subcarrier x224
Figure 22.Logic 1, Low data rate23Figure 23.Start of frame, High data rate, one subcarrier24Figure 24.Start of frame, High data rate, one subcarrier x224
Figure 23. Start of frame, High data rate, one subcarrier
Figure 24. Start of frame, High data rate, one subcarrier x2
Figure 26. Start of frame, Low data rate, one subcarrier x2
Figure 27. Start of frame, High data rate, two subcarriers25
Figure 28. Start of frame, Low data rate, two subcarriers
Figure 29. End of frame, High data rate, one subcarrier
Figure 30. End of frame, High data rate, one subcarrier x2
Figure 31. End of frame, Low data rate, one subcarrier
Figure 32. End of frame, Low data rate, one subcarrier x2
Figure 33. End of frame, High data rate, two subcarriers
Figure 34. End of frame, Low data rate, two subcarriers
Figure 35. LRI2K Decision Tree for AFI
Figure 36. LRI2K State Transition Diagram
Figure 37. Principle of comparison between the Mask, the Slot number and the UID41
Figure 38. Description of a possible anti-collision sequence
Figure 39. LRI2K Synchronous Timing, Transmit and Receive
Figure 40. A1 Antenna on Tape Outline
Figure 41. A6 Antenna on Tape Outline
Figure 42. A7 Antenna on Tape Outline80
Figure 43. UFDFPN8 - 8-lead Ultra thin Fine pitch Dual Flat Package No lead (MLP) Outline 81
Figure 44. C-Example to calculate or check the CRC16 according to ISO/IEC 13239

**577** 

# 1 Summary description

The LRI2K is a contactless memory powered by the received carrier electromagnetic wave. It is a 2048-bit Electrically Erasable Programmable Memory (EEPROM). The memory is organized as 64 blocks of 32 bits. The LRI2K is accessed via the 13.56MHz carrier electromagnetic wave on which incoming data are demodulated from the received signal amplitude modulation (ASK: Amplitude Shift Keying). The received ASK wave is 10% or 100% modulated with a Data rate of 1.6Kbit/s using the 1/256 pulse coding mode or a Data rate of 26Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the LRI2K load variation using Manchester coding with one or two sub-carrier frequencies at 423KHz and 484KHz. Data are transferred from the LRI2K at 6.6Kbit/s in low data rate mode and 26Kbit/s fast data rate mode. The LRI2K support the 53Kbit/s in high data rate mode in one subcarrier frequency at 423KHz.

The LRI2K follows the ISO15693 recommendation for Radio frequency power and signal interface.

Figure 1. Pad Connections




Table 1. Signal Names

AC1	Antenna Coil
AC0	Antenna Coil

577

Summary description LRI2K

# 1.1 Memory mapping

The LRI2K is divided into 64 blocks of 32 bits. Each block can be individually Write Protected using the Lock command.

Table 2.	LRI2K Memory Map					
Add	0 7	8 15	16	23 24	31	
0	User Area					
1	User Area					
2		User Area				
3	User Area					
4	User Area					
5	User Area					
6	User Area					
7	User Area					
8		Use	r Area			
		Use	r Area			
		Use	r Area			
		Use	r Area			
60		Use	r Area			
61	User Area					
62	User Area					
63	User Area					
	UID 0	UID 1	UID 2		UID 3	
	UID 4	UID 5	UID 6		UID 7	
	AFI DSFID					
	KILL code					

The User Area consists of blocks that are always accessible in READ. WRITE operations are possible if the addressed block is not protected. During a WRITE, the 32 bits of the block are replaced by the new 32-bit value.

The LRI2K also has a 64-bit block that is used to store the 64-bit Unique Identifier (UID). The UID is compliant to the ISO15963 description, and its value is used during the anti-collision sequence (INVENTORY). This block is not accessible by the user and its value is written by ST on the production line.

The LRI2K also includes an AFI register in which the Application Family Identifier is stored, and a DSFID register in which the Data Storage Family Identifier used in the anti-collision algorithm is stored. The LRI2K has an additional 32-bit block in which the KILL code is stored.

# 1.2 Commands

The LRI2K supports the following commands:

- *Inventory*, used to perform the anti-collision sequence.
- **Stay Quiet**, used to put the LRI2K in quiet mode, where it does not respond to any inventory command.
- **Select**, used to select the LRI2K. After this command, the LRI2K processes all Read/Write commands with Select\_Flag set.
- Reset To Ready, used to put the LRI2K in the ready state.
- Read Block, used to output the 32 bits of the selected block and its locking status.
- Write Block, used to write the 32-bit value in the selected block, provided that it is not locked.
- Lock Block, used to lock the selected block. After this command, the block cannot be modified.
- Read Multiple Blocks, used to read the selected blocks and send back their value.
- Write AFI, used to write the 8-bit value in the AFI register.
- Lock AFI, used to lock the AFI register.
- Write DSFID, used to write the 8-bit value in the DSFID register.
- Lock DSFID, used to lock the DSFID register.
- Get System Info, used to provide the system information value
- Get Multiple Block Security Status, used to send the security status of the selected block.
- *Initiate*, used to trigger the tag response to the Inventory Initiated sequence.
- Inventory Initiated, used to perform the anti-collision sequence triggered by the Initiate command.
- Kill, used to definitively deactivate the tag.
- Write Kill, used to write the 32-bit Kill code value
- Lock Kill, used to lock the Kill Code register.
- Fast Initiate, used to trigger the tag response to the Inventory Initiated sequence.
- Fast Inventory Initiated, used to perform the anti-collision sequence triggered by the Initiate command.
- Fast Read Block, used to output the 32 bits of the selected block and its locking status.
- Fast Read Multiple Blocks, used to read the selected blocks and send back their value.

Summary description LRI2K

# 1.3 Initial dialogue for vicinity cards

The dialog between the Vicinity Coupling Device (VCD) and the Vicinity Integrated Circuit Card or VICC (LRI2K) takes place as follows:

- activation of the LRI2K by the RF operating field of the VCD.
- transmission of a command by the VCD.
- transmission of a response by the LRI2K.

These operations use the RF power transfer and communication signal interface described below (see *Power transfer*, *Frequency* and *Operating field*). This technique is called RTF (Reader Talk First).

#### 1.3.1 Power transfer

Power is transferred to the LRI2K by Radio Frequency at 13.56MHz via coupling antennas in the LRI2K and the VCD. The RF operating field of the VCD is transformed on the LRI2K antenna as an AC Voltage which is rectified, filtered and internally regulated. The amplitude modulation (ASK) on this received signal is demodulated by the ASK demodulator.

# 1.3.2 Frequency

The ISO15693 standard defines the carrier frequency ( $f_c$ ) of the operating field as 13.56MHz  $\pm$ 7KHz.

# 1.3.3 Operating field

The LRI2K operates continuously between  $H_{min}$  and  $H_{max}$ .

- The minimum operating field is H<sub>min</sub> and has a value of 150mA/m rms.
- The maximum operating field is H<sub>max</sub> and has a value of 5A/m rms.

A VCD must generate a field of at least  $H_{min}$  and not exceeding  $H_{max}$  in the operating volume.

# 2 Communication signal from VCD to LRI2K

Communications between the VCD and the LRI2K take place using the modulation principle of ASK (Amplitude modulationShift Keying). Two modulation indexes are used, 10% and 100%. The LRI2K decodes both. The VCD determines which index is used.

The modulation index is defined as [a - b]/[a + b] where a is the peak signal amplitude and b the minimum signal amplitude of the carrier frequency.

Depending on the choice made by the VCD, a "pause" will be created as described in *Figure 2* and *Figure 3*.

The LRI2K is operational for any degree of modulation index between 10% and 30%.

Figure 2. 100% Modulation Waveform





Table 3. 10% Modulation Parameters

hr	0.1 x (a – b)	max
hf	0.1 x (a – b)	max

Figure 3. 10% Modulation Waveform



# 3 Data rate and data coding

The data coding implemented in the LRI2K uses pulse position modulation. Both data coding modes that are described in the ISO15693 are supported by the LRI2K. The selection is made by the VCD and indicated to the LRI2K within the Start of Frame (SOF).

# 3.1 Data coding mode: 1 out of 256

The value of one single Byte is represented by the position of one pause. The position of the pause on 1 of 256 successive time periods of  $18.88\mu s$  ( $256/f_C$ ), determines the value of the Byte. In this case the transmission of one Byte takes 4.833ms and the resulting data rate is 1.65 kbits/s ( $f_C/8192$ ).

*Figure 4* illustrates this pulse position modulation technique. In this Figure, data E1h (225dec) is sent by the VCD to the LRI2K.

The pause occurs during the second half of the position of the time period that determines the value, as shown in *Figure 5*.

A pause during the first period transmits the data value 00h. A pause during the last period transmits the data value FFh (255 dec).




Figure 4. 1 out of 256 coding mode




Figure 5. Detail of one time period

# 3.2 Data coding mode: 1 out of 4

The value of 2 bits is represented by the position of one pause. The position of the pause on 1 of 4 successive time periods of  $18.88\mu s$  ( $256/f_C$ ) determines the value of the 2 bits. Four successive pairs of bits form a Byte, where the least significant pair of bits is transmitted first.

In this case the transmission of one Byte takes 302.08 $\mu$ s and the resulting data rate is 26.48 kbits/s ( $f_{\rm C}/512$ ). *Figure 6* illustrates the 1 out of 4 pulse position technique and coding. *Figure 7* shows the transmission of E1h (225d - 1110 0001b) by the VCD.

Figure 6. 1 out of 4 coding mode





Figure 7. 1 out of 4 coding example



# 3.3 VCD to LRI2K frames

Frames are delimited by a Start Of Frame (SOF) and an End Of Frame (EOF). They are implemented using code violation. Unused options are reserved for future use.

The LRI2K is ready to receive a new command frame from the VCD 311.5 $\mu$ s ( $t_2$ ) after sending a response frame to the VCD.

The LRI2K takes a Power-On time of 0.1ms after being activated by the powering field. After this delay, the LRI2K is ready to receive a command frame from the VCD.

# 3.4 Start Of Frame (SOF)

The SOF defines the data coding mode the VCD is to use for the following command frame.

The SOF sequence described in *Figure 8* selects the 1 out of 256 data coding mode.

The SOF sequence described in *Figure 9* selects the 1 out of 4 data coding mode.

The EOF sequence for either coding mode is described in Figure 10.

Figure 8. SOF to select 1 out of 256 data coding mode




Figure 9. SOF to select 1 out of 4 data coding mode





Figure 10. EOF for either data coding mode



# 4 Communications signal from LRI2K to VCD

The LRI2K has several modes defined for some parameters, owing to which it can operate in different noise environments and meet different application requirements.

### 4.1 Load modulation

The LRI2K is capable of communication with the VCD via an inductive coupling area whereby the carrier is loaded to generate a subcarrier with frequency  $f_S$ . The subcarrier is generated by switching a load in the LRI2K.

The load-modulated amplitude received on the VCD antenna shall be at least 10mV when measured as described in the test methods defined in International Standard ISO10373-7.

# 4.2 Subcarrier

The LRI2K supports the one-subcarrier and two-subcarrier response formats. These formats are selected by the VCD using the first bit in the protocol header. When one subcarrier is used, the frequency  $f_{\rm S1}$  of the subcarrier load modulation is 423.75kHz ( $f_{\rm C}/32$ ). When two subcarriers are used, frequency  $f_{\rm S1}$  is 423.75kHz ( $f_{\rm C}/32$ ), and frequency  $f_{\rm S2}$  is 484.28kHz ( $f_{\rm C}/28$ ). When using the two-subcarrier mode, the LRI2K generates a continuous phase relationship between  $f_{\rm S1}$  and  $f_{\rm S2}$ .

#### 4.3 Data rates

The LRI2K can respond using the low or the high data rate format. The selection of the data rate is made by the VCD using the second bit in the protocol header. It also supports the x2 mode available on all the Fast commands. *Table 4* shows the different data rates produced by the LRI2K using the different response format combinations.

Table 4. Response data rate

Data Rate		One Subcarrier	Two Subcarriers
Low	Standard commands	6.62kbits/s (f <sub>c</sub> /2048)	6.67kbits/s (f <sub>c</sub> /2032)
	Fast commands	13.24kbits/s (f <sub>c</sub> /1024)	not applicable
High	Standard commands	26.48kbits/s (f <sub>C</sub> /512)	26.69kbits/s (f <sub>c</sub> /508)
	Fast commands	52.97kbits/s (f <sub>C</sub> /256)	not applicable

20/88

# 5 Bit representation and coding

Data bits are encoded using Manchester coding, according to the following schemes. For the low data rate, the same subcarrier frequency or frequencies is/are used, in this case the number of pulses is multiplied by 4 and all times are increased by this factor. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

# 5.1 Bit coding using one subcarrier

### 5.1.1 High data rate


A logic 0 starts with 8 pulses at 423.75kHz ( $f_{\rm C}/32$ ) followed by an unmodulated time of 18.88 $\mu$ s as shown in *Figure 11*.

Figure 11. Logic 0, High data rate




For the Fast commands, a logic 0 starts with 4 pulses at 423.75kHz ( $f_{\rm C}/32$ ) followed by an unmodulated time of 9.44µs as shown in *Figure 12*.

Figure 12. Logic 0, High data rate x2




A logic 1 starts with an unmodulated time of 18.88 $\mu$ s followed by 8 pulses at 423.75kHz ( $f_{\rm C}/32$ ) as shown in *Figure 13*.

Figure 13. Logic 1, High data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 9.44 $\mu$ s followed by 4 pulses at 423.75kHz ( $f_{\rm C}/32$ ) as shown in *Figure 14*.

Figure 14. Logic 1, High data rate x2




577

#### 5.1.2 Low data rate


A logic 0 starts with 32 pulses at 423.75kHz ( $f_{\rm C}/32$ ) followed by an unmodulated time of 75.52 $\mu$ s as shown in *Figure 15*.

Figure 15. Logic 0, Low data rate




For the fast commands, a logic 0 starts with 16 pulses of 423,75kHz ( $f_{\rm C}/32$ ) followed by an unmodulated time of 37,76 $\mu$ s as shown in *Figure 16*.

Figure 16. Logic 0, Low data rate x2




A logic 1 starts with an unmodulated time of 75,52 $\mu$ s followed by 32 pulses of 423,75kHz ( $f_{\rm C}/32$ ) as shown in *Figure 17*.

Figure 17. Logic 1, Low data rate



For the Fast commands, a logic 1 starts with an unmodulated time of 37.76 $\mu$ s followed by 16 pulses at 423.75kHz ( $f_{\rm C}/32$ ) as shown in *Figure 18*.

Figure 18. Logic 1, Low data rate x2




# 5.2 Bit coding using two subcarriers

# 5.2.1 High Data rate

A logic 0 starts with 8 pulses at 423.75kHz ( $f_{\rm C}/32$ ) followed by 9 pulses at 484.28kHz ( $f_{\rm C}/28$ ) as shown in *Figure 19*. For the Fast commands, the x2 mode is not available.

Figure 19. Logic 0, High data rate



A logic 1 starts with 9 pulses at 484.28kHz ( $f_{\rm C}/28$ ) followed by 8 pulses at 423.75kHz ( $f_{\rm C}/32$ ) as shown in *Figure 20*. For the Fast commands, the x2 mode is not available.


Figure 20. Logic 1, High data rate



### 5.2.2 Low Data rate


A logic 0 starts with 32 pulses at 423.75kHz ( $f_{\rm C}/32$ ) followed by 36 pulses at 484.28kHz ( $f_{\rm C}/28$ ) as shown in *Figure 21*. For the Fast commands, the x2 mode is not available.

Figure 21. Logic 0, Low data rate



A logic 1 starts with 36 pulses at 484.28kHz ( $f_{\rm C}/28$ ) followed by 32 pulses at 423.75kHz ( $f_{\rm C}/32$ ) as shown in *Figure* 22. For the fast commands, the x2 mode is not available.

Figure 22. Logic 1, Low data rate



LRI2K to VCD frames

# 6 LRI2K to VCD frames


Frames are delimited by an SOF and an EOF. They are implemented using code violation. Unused options are reserved for future use. For the low data rate, the same subcarrier frequency or frequencies is/are used. In this case the number of pulses is multiplied by 4. For the Fast commands using one subcarrier, all pulse numbers and times are divided by 2.

# 6.1 SOF when using one subcarrier

# 6.1.1 High data rate


The SOF includes an unmodulated time of 56.64 $\mu$ s followed by 24 pulses at 423.75kHz ( $f_{\rm C}/32$ ), and a logic 1 that consists of an unmodulated time of 18.88  $\mu$ s followed by 8 pulses at 423.75kHz. The SOF is shown in *Figure 23*.

Figure 23. Start of frame, High data rate, one subcarrier



For the Fast commands, the SOF comprises an unmodulated time of 28.32 $\mu$ s, followed by 12 pulses at 423.75kHz ( $f_{\rm C}/32$ ), and a logic 1 that consists of an unmodulated time of 9.44 $\mu$ s followed by 4 pulses at 423.75kHz as shown in *Figure 24*.

Figure 24. Start of frame, High data rate, one subcarrier x2




24/88

LRI2K to VCD frames LRI2K

#### 6.1.2 Low data rate


SOF comprises an unmodulated time of 226.56 $\mu$ s, followed by 96 pulses at 423.75kHz ( $f_{\rm C}/32$ ), and a logic 1 that consists of an unmodulated time of 75.52 $\mu$ s followed by 32 pulses at 423.75kHz as shown in *Figure 25*.

Figure 25. Start of frame, Low data rate, one subcarrier



For the Fast commands, the SOF comprises an unmodulated time of 113.28 $\mu$ s followed by 48 pulses at 423.75 $\mu$ Hz ( $f_{\rm C}/32$ ), and a logic 1 that includes an unmodulated time of 37.76 $\mu$ s followed by 16 pulses at 423.75 $\mu$ Hz as shown in *Figure 26*.

Figure 26. Start of frame, Low data rate, one subcarrier x2




# 6.2 SOF when using two subcarriers

# 6.2.1 High Data Rate

The SOF comprises 27 pulses at 484.28kHz ( $f_{\rm C}/28$ ), followed by 24 pulses at 423.75kHz ( $f_{\rm C}/32$ ), and a logic 1 that includes 9 pulses at 484.28kHz followed by 8 pulses at 423.75kHz as shown in *Figure* 27.

For the Fast commands, the x2 mode is not available.

Figure 27. Start of frame, High data rate, two subcarriers



#### 6.2.2 Low Data Rate

The SOF comprises 108 pulses at 484.28kHz ( $f_{\rm C}/28$ ) followed by 96 pulses at 423.75kHz ( $f_{\rm C}/32$ ), and a logic 1 that includes 36 pulses at 484.28kHz followed by 32 pulses at 423.75kHz as shown in *Figure 28*.

For the Fast commands, the x2 mode is not available.

Figure 28. Start of frame, Low data rate, two subcarriers




LRI2K LRI2K to VCD frames

# 6.3 EOF when using one subcarrier

# 6.3.1 High Data Rate

The EOF comprises a logic 0 that includes 8 pulses at 423.75kHz and an unmodulated time of 18.88  $\mu$ s, followed by 24 pulses at 423.75kHz ( $f_{\rm C}/32$ ) and by an unmodulated time of 56.64 $\mu$ s as shown in *Figure 29*.

Figure 29. End of frame, High data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes 4 pulses at 423.75kHz and an unmodulated time of 9.44 $\mu$ s, followed by 12 pulses at 423.75kHz ( $f_{\rm C}/32$ ) and an unmodulated time of 28.32 $\mu$ s as shown in *Figure 30*.


Figure 30. End of frame, High data rate, one subcarrier x2



#### 6.3.2 Low Data Rate


The EOF comprises a logic 0 that includes 32 pulses at 423.75kHz and an unmodulated time of 75.52 $\mu$ s, followed by 96 pulses at 423.75kHz ( $f_{\rm C}/32$ ) and an unmodulated time of 226.56 $\mu$ s as shown in *Figure 31*.

Figure 31. End of frame, Low data rate, one subcarrier



For the Fast commands, the EOF comprises a logic 0 that includes 16 pulses at 423.75kHz and an unmodulated time of 37.76 $\mu$ s, followed by 48 pulses at 423.75kHz ( $f_{\rm C}/32$ ) and an unmodulated time of 113.28 $\mu$ s as shown in *Figure 32*.

Figure 32. End of frame, Low data rate, one subcarrier x2



26/88

LRI2K to VCD frames LRI2K

# 6.4 EOF when using two subcarriers

# 6.4.1 High Data Rate

The EOF comprises a logic 0 that includes 8 pulses at 423.75kHz and 9 pulses at 484.28kHz, followed by 24 pulses at 423.75 kHz ( $f_{\rm C}/32$ ) and 27 pulses at 484.28 kHz ( $f_{\rm C}/28$ ) as shown in *Figure 33*.

For the Fast commands, the x2 mode is not available.

Figure 33. End of frame, High data rate, two subcarriers



### 6.4.2 Low Data Rate

The EOF comprises a logic 0 that includes 32 pulses at 423.75 kHz and 36 pulses at 484.28 kHz, followed by 96 pulses at 423.75 kHz ( $f_{\rm C}/32$ ) and 108 pulses at 484.28 kHz ( $f_{\rm C}/28$ ) as shown in *Figure 34* 

For the fast commands, the x2 mode is not available.

Figure 34. End of frame, Low data rate, two subcarriers



# 7 Unique Identifier (UID)

The LRI2Ks are uniquely identified by a 64-bit Unique Identifier (UID). This UID complies with ISO/IEC 15963 and ISO/IEC 7816-6. The UID is a read-only code, and comprises:

- the 8 MSBs are E0h
- the IC Manufacturer code of ST 02h, on 8 bits (ISO/IEC 7816-6/AM1)
- a Unique Serial Number on 48 bits.

Table 5. UID format

MSB

63	56	55 48	47	0
E0h		02h	Unique Serial Number	


With the UID each LRI2K can be addressed uniquely and individually during the anticollision loop and for one-to-one exchanges between a VCD and an LRI2K.

**577** 

# 8 Application Family Identifier (AFI)

The AFI (Application Family Identifier) represents the type of application targeted by the VCD and is used to identify, among all the LRI2Ks present, only the LRI2Ks that meet the required application criteria.

Figure 35. LRI2K Decision Tree for AFI



The AFI is programmed by the LRI2K issuer (or purchaser) in the AFI register. Once programmed and Locked, it can no longer be modified.

The most significant nibble of the AFI is used to code one specific or all application families.

The least significant nibble of the AFI is used to code one specific or all application subfamilies. Sub-family codes different from 0 are proprietary.

(See ISO 15693-3 documentation)

# 9 Data Storage Format IDentifier (DSFID)

The Data Storage Format IDentifier indicates how the data is structured in the LRI2K memory. The logical organization of data can be known instantly using the DSFID.

It can be programmed and locked using the Write DSFID and Lock DSFID commands, respectively. It is coded on one Byte.

# 9.1 CRC

The CRC used in the LRI2K is calculated as per the definition in ISO/IEC 13239.

The initial register contents are all ones: "FFFF".

The two-Byte CRC is appended to each Request and Response, within each frame, before the EOF. The CRC is calculated on all the Bytes between the SOF and the CRC field.

Upon reception of a Request from the VCD, the LRI2K verifies that the CRC value is valid. If it is invalid, the LRI2K discards the frame and does not answer to the VCD.

Upon reception of a Response from the LRI2K, it is recommended that the VCD verifies whether the CRC value is valid. If it is invalid, actions to be performed are left to the discretion of the VCD designers.

The CRC is transmitted Least Significant Byte first.

Each Byte is transmitted Least Significant Bit first.

Table 6. CRC transmission rules

	LSByte			MSByte	
LSBit		MSBit	LSBit		MSBit
	CRC 16 (8bits)			CRC 16 (8 bits)	

5/

# 10 LRI2K protocol description

The Transmission protocol (or simply protocol) defines the mechanism used to exchange instructions and data between the VCD and the LRI2K, in both directions. It is based on the concept of "VCD talks first".

This means that an LRI2K will not start transmitting unless it has received and properly decoded an instruction sent by the VCD. The protocol is based on an exchange of:

- a Request from the VCD to the LRI2K
- a Response from the LRI2K to the VCD

Each Request and each Response are contained in a Frame. The frame delimiters (SOF, EOF) are described in *Section 6: LRI2K to VCD frames*.

Each Request consists of:

- a Request SOF (see Figure 8 and Figure 9)
- flags
- a command Code
- parameters, depending on the command
- application data
- a 2-Byte CRC
- a Request EOF (see Figure 10)

Each Response consists of:

- an Answer SOF (see Figure 23 to Figure 28)
- flags
- parameters, depending on the Command
- application data
- a 2-Byte CRC
- an Answer EOF (see Figure 29 to Figure 34)

The protocol is bit-oriented. The number of bits transmitted in a frame is a multiple of eight (8), i.e. an integer number of Bytes.

A single-Byte field is transmitted Least Significant Bit (LSBit) first. A multiple-Byte field is transmitted Least Significant Byte (LSByte) first, with each Byte transmitted Least Significant Bit (LSBit) first.

The setting of the flags indicates the presence of the optional fields. When the flag is set (to one), the field is present. When the flag is reset (to zero), the field is absent.


# Table 7. VCD Request Frame Format

Request SOF	Request Flags	Command Code	Parameters	Data	2 Bytes CRC	Request EOF
-------------	---------------	-----------------	------------	------	----------------	----------------

#### Table 8. LRI2K Response Frame Format

	•				
Response SOF	Response Flags	Parameters	Data	2 Bytes CRC	Response EOF

Table 9. LRI2K Protocol Timing



**577** 

LRI2K States LRI2K

# 11 LRI2K States

An LRI2K can be in one of 4 states:

- Power-off
- Ready
- Quiet
- Selected

Transitions between these states are specified in *Figure 36: LRI2K State Transition Diagram* and *Table 10: LRI2K response depending on Request Flags*.

# 11.1 Power-off State

The LRI2K is in the Power-off state when it does not receive enough energy from the VCD.

# 11.2 Ready State

The LRI2K is in the Ready state when it receives enough energy from the VCD. When in the Ready state, the LRI2K answers any Request where the Select\_Flag is not set.

# 11.3 Quiet State

When in the Quiet State, the LRI2K answers any Request except for Inventory Requests with the Address\_Flag set.

# 11.4 Selected State

In the Selected State, the LRI2K answers any Request in all modes (see *Section 12: Modes*):


- Request in Select mode with the Select flag set
- Request in Addressed mode if the UID matches
- Request in Non-Addressed mode as it is the mode for general Requests

LRI2K States

Table 10. LRI2K response depending on Request Flags

	Addre	ss_Flag	Select_Flag		
Flags	1	0	1	0	
	Addressed	Non Addressed	Selected	Non Selected	
LRI2K in Ready or Selected state (Devices in Quiet state don't answer)		X		Х	
LRI2K in Selected state		Х	Х		
LRI2K in Ready, Quiet or Selected state (the device which match the UID)	Х			Х	
Error (03h)	Х		Х		

Figure 36. LRI2K State Transition Diagram



1. The intention of the state transition method is that only one LRI2K should be in the selected state at a time.

Modes LRI2K

# 12 Modes

The term "mode" refers to the mechanism used in a Request to specify the set of LRI2Ks that will answer the Request.

### 12.1 Addressed mode

When the Address\_flag is set to 1 (Addressed mode), the Request contains the Unique ID (UID) of the addressed LRI2K.

Any LRI2K that receives a Request with the Address\_flag set to 1 compares the received Unique ID to its own. If it matches, then the LRI2K executes the Request (if possible) and returns a Response to the VCD as specified in the command description.

If its UID does not match, then it remains silent.

# 12.2 Non-Addressed mode (General Request)

When the Address\_flag is set to 0 (Non-Addressed mode), the Request does not contain a Unique ID. Any LRI2K receiving a Request with the Address\_flag set to 0 executes it and returns a Response to the VCD as specified in the command description.

# 12.3 Select mode

When the Select\_flag is set to 1 (Select mode), the Request does not contain an LRI2K Unique ID. The LRI2K in the Selected state that receives a Request with the Select\_flag set to 1 executes it and returns a Response to the VCD as specified in the command description.

Only LRI2Ks in the Selected state answer to a Request where the Select Flag is set to 1.

The system design ensures in theory that only one LRI2K can be in the Select state at a time.

LRI2K Request format

# 13 Request format

The Request consists of:

- an SOF
- flags
- a command code
- parameters and data
- a CRC
- an EOF

Table 11. General Request Format

S O F	Request Flags	Command code	Parameters	Data	CRC	E O F	
-------------	---------------	--------------	------------	------	-----	-------------	--

# 13.1 Request Flags

In a Request, the "flags" field specifies the actions to be performed by the LRI2K and whether corresponding fields are present or not.

The flags field consists of eight bits.

The bit 3 (Inventory\_flag) of the request flag defines the contents of the 4 MSBs (bits 5 to 8).

When bit 3 is reset (0), bits 5 to 8 define the LRI2K selection criteria.

When bit 3 is set (1), bits 5 to 8 define the LRI2K Inventory parameters.

Table 12. Definitions of Request Flags 1 to 4

Bit 1 Sub-carrie	Sub-carrier_flag <sup>(1)</sup>	0	A single sub-carrier frequency is used by the LRI2K
	Sub-carrier_nag	1	Two sub-carriers are used by the LRI2K
Bit 2 Dat	Data_rate_flag <sup>(2)</sup>	0	Low data rate is used
	Data_rate_riag	1	High data rate is used
Bit 3	Inventory flag	0	The meaning of Flags 5 to 8 is described in Table 13
Dit 3	inventory nag	1	The meaning of Flags 5 to 8 is described in Table 14
Bit 4	Protocol Extension flag	0	No Protocol format extension

<sup>1.</sup> Sub-carrier\_flag refers to the LRI2K-to-VCD communication.

<sup>2.</sup> Data\_rate\_flag refers to the LRI2K-to-VCD communication

Request format LRI2K

Table 13. Request Flags 5 to 8 when Bit 3 = 0

Bit 5	Select_flag <sup>(1)</sup>	0	Request is executed by any LRI2K according to the setting of Address_flag
		1	Request is executed only by the LRI2K in Selected state
	Address_flag <sup>(1)</sup>	0	Request is not addressed. UID field is not present. The Request is executed by all LRI2Ks.
Bit 6		1	Request is addressed. UID field is present. The Request is executed only by the LRI2K whose UID matches the UID specified in the Request.
Bit 7	Option flag	0	
Bit 8	RFU	0	

<sup>1.</sup> If the Select\_flag is set to 1, the Address\_flag is set to 0 and the UID field is not present in the Request.

Table 14. Request Flags 5 to 8 when Bit 3 = 1

Bit 5	AFI flag	0	AFI field is not present
Dit 3		1	AFI field is present
Bit 6	Nb_slots flag	0	16 slots
Dit 0		1	1 slot
Bit 7	Option flag	0	
Bit 8	RFU	0	

LRI2K Response format

# 14 Response format

The Response consists of:

- an SOF
- flags
- parameters and data
- a CRC
- an EOF

Table 15. General Response Format

S O F	Response Flags	Parameters	Data	CRC	E O F	
-------------	----------------	------------	------	-----	-------------	--

# 14.1 Response Flags

In a Response, the flags indicate how actions have been performed by the LRI2K and whether corresponding fields are present or not. The Response Flags consist of eight bits.

Table 16. Definitions of Response Flags 1 to 8

Bit 1 Error flag		0	No error
		1	Error detected. Error code is in the "Error" field.
Bit 2	RFU	0	
Bit 3	RFU	0	
Bit 4	Extension flag	0	No extension
Bit 5	RFU	0	
Bit 6	RFU	0	
Bit 7	RFU	0	
Bit 8	RFU	0	

Response format LRI2K

# 14.2 Response Error Code

If the Error Flag is set by the LRI2K in the Response, the Error Code field is present and provides information about the error that occurred.

Error codes not specified in *Table 17* are reserved for future use.

**Table 17. Response Error Code Definition** 

Error Code Meaning	
03h The command option is not supported	
0F Error with no information given or a specific error code is not supported	
10h	The specified block is not available (does not exist).
11h	The specified block is already locked and thus cannot be locked again
12h	The specified block is locked and its contents cannot be changed.
13h	The specified block was not successfully programmed.
14h	The specified block was not successfully locked.

LRI2K Anti-collision

## 15 Anti-collision

The purpose of the anti-collision sequence is to inventory the LRI2Ks present in the VCD field using their unique ID (UID).

The VCD is the master of communications with one or several LRI2Ks. It initiates LRI2K communication by issuing the Inventory Request.

The LRI2K sends its Response in the determined slot or does not respond.

# 15.1 Request parameters

When issuing the INVENTORY command, the VCD:

- sets the Nb\_slots\_flag as desired,
- adds the Mask Length and the Mask Value after the Command Field,

The Mask Length is the number of significant bits of the Mask Value.

The Mask Value is contained in an integer number of Bytes. The Mask Length indicates the number of significant bits. The LSB is transmitted first.

If the Mask Length is not a multiple of 8 (bits), as many 0-bits as required will be added to the Mask Value MSB so that the Mask Value is contained in an integer number of Bytes.

The next field starts on the next Byte boundary.

Table 18. Inventory Request Format

MSB LSB

SOF	Request Flags	Command	Optional AFI	Mask Length	Mask Value	CRC	EOF
	8 bits	8 bits	8 bits	8 bits	0 to 8 bytes	16 bits	

In the example of *Table 19* and *Figure 37*, the Mask Length is 11 bits. Five 0-bits are added to the Mask Value MSB. The 11-bit Mask and the current slot number are compared to the UID.

Table 19. Example of the addition of 0-bits to an 11-bit Mask Value

(b <sub>15</sub> ) MSB	LSB (b <sub>0</sub> )
0000 0	100 1100 1111
0-bits added	11-bit Mask Value

Anti-collision LRI2K

Mask value received in the Inventory command 0000 0100 1100 1111 16 bits The Mask value less the padding 0s is loaded 100 1100 1111 11 bits into the Tag comparator **MSBLSB** The Slot counter is calculated Nb\_slots\_flags = 0 (16 slots), Slot Counter is 4 bits XXXX 4 bits The Slot counter is concatened to the Mask value Nb\_slots\_flags = 0 xxxx 100 1100 1111 15 bits UID b63 The concatenated result is compared with 64 bits the least significant bits of the Tag UID. Bits ignored Compare AI06682

Figure 37. Principle of comparison between the Mask, the Slot number and the UID

The AFI field is present if the AFI\_flag is set.

The pulse is generated according to the definition of the EOF in ISO/IEC 15693-2.

The first slot starts immediately after the reception of the Request EOF. To switch to the next slot, the VCD sends an EOF.

The following rules and restrictions apply:

- if no LRI2K answer is detected, the VCD may switch to the next slot by sending an EOF,
- if one or more LRI2K answers are detected, the VCD waits until the complete frame has been received before sending an EOF for switching to the next slot.

# 16 Request Processing by the LRI2K

Upon reception of a valid Request, the LRI2K performs the following algorithm:

- NbS is the total number of slots (1 or 16)
- SN is the current slot number (0 to 15)
- LSB (value, n) function returns the n Less Significant Bits of value
- MSB (value, n) function returns the n Most Significant Bits of value
- "&" is the concatenation operator
- Slot\_Frame is either an SOF or an EOF

```
SN = 0
if (Nb_slots_flag)
  then NbS = 1
       SN_length = 0
       endif
  else NbS = 16
       SN_length = 4
       endif
label1:
if LSB(UID, SN_length + Mask_length) =
 LSB(SN,SN_length)&LSB(Mask,Mask_length)
  then answer to inventory request
       endif
wait (Slot_Frame)
if Slot_Frame = SOF
  then Stop Anticollision
       decode/process request
       exit
       endif
if Slot_Frame = EOF
  if SN < NbS-1
     then SN = SN + 1
         goto label1
         exit
         endif
  endif
```

**577** 

# 17 Explanation of the possible cases

Figure 38 summarizes the main possible cases that can occur during an anti-collision sequence when the slot number is 16.

The different steps are:

- The VCD sends an Inventory Request, in a frame terminated by an EOF. The number of slots is 16
- LRI2K 1 transmits its Response in Slot 0. It is the only one to do so, therefore no collision occurs and its UID is received and registered by the VCD;
- The VCD sends an EOF in order to switch to the next slot.
- In slot 1, two LRI2Ks, LRI2K 2 and LRI2K 3 transmit a Response, thus generating a collision. The VCD records the event and remembers that a collision was detected in Slot 1.
- The VCD sends an EOF in order to switch to the next slot.
- In Slot 2, no LRI2K transmits a Response. Therefore the VCD does not detect any LRI2K SOF and decides to switch to the next slot by sending an EOF.
- In slot 3, there is another collision caused by Responses from LRI2K 4 and LRI2K 5
- The VCD then decides to send a Request (for instance a Read Block) to LRI2K 1 whose UID has already been correctly received.
- All LRI2Ks detect an SOF and exit the anti-collision sequence. They process this Request and since the Request is addressed to LRI2K 1, only LRI2K 1 transmits a Response.
- All LRI2Ks are ready to receive another Request. If it is an Inventory command, the slot numbering sequence restarts from 0.

Note:

The decision to interrupt the anti-collision sequence is made by the VCD. It could have continued to send EOFs until Slot 16 and only then sent the Request to LRI2K 1.




Figure 38. Description of a possible anti-collision sequence

**577** 

# 18 Inventory Initiated command

The LRI2K provides a special feature to improve the inventory time response of moving tags using the Initiate\_Flag value. This flag, controlled by the Initiate command, allows tags to answer to Inventory Initiated commands.

For applications in which multiple tags are moving in front of a reader, it is possible to miss tags using the standard inventory command. The reason is that the inventory sequence has to be performed on a global tree search. For example, a tag with a particular UID value may have to wait the run of a long tree search before being inventoried. If the delay is too long, the tag may be out of the field before it has been detected.

Using the Initiate command, the inventory sequence is optimized. When multiple tags are moving in front of a reader, the ones which are within the reader field will be initiated by the Initiate command. In this case, a small batch of tags will answer to the Inventory Initiated command which will optimize the time necessary to identify all the tags. When finished, the reader has to issue a new Initiate command in order to initiate a new small batch of tags which are new inside the reader field.

It is also possible to reduce the inventory sequence time using the Fast Initiate and Fast Inventory Initiated commands. These commands allow the LRI2Ks to increase their response data rate by a factor of 2, up to 53kbit/s.

LRI2K Timing definition

# 19 Timing definition

# 19.1 t<sub>1</sub>: LRI2K response delay

Upon detection of the rising edge of the EOF received from the VCD, the LRI2K waits for a time  $t_{1nom}$  before transmitting its response to a VCD request or before switching to the next slot during an inventory process. Values of  $t_1$  are given in *Table 20*. The EOF is defined in *Figure 10 on page 19*.

# 19.2 t<sub>2</sub>: VCD new request delay

 $t_2$  is the time after which the VCD may send an EOF to switch to the next slot when one or more LRI2K responses have been received during an Inventory command. It starts from the reception of the EOF from the LRI2Ks.

The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the LRI2K.

 $t_2$  is also the time after which the VCD may send a new request to the LRI2K as described in *Table 9: LRI2K Protocol Timing*.

Values of t<sub>2</sub> are given in Table 20.

# 19.3 t<sub>3</sub>: VCD new request delay in the absence of a response from the LRI2K

 $t_3$  is the time after which the VCD may send an EOF to switch to the next slot when no LRI2K response has been received.

The EOF sent by the VCD may be either 10% or 100% modulated regardless of the modulation index used for transmitting the VCD request to the LRI2K.

From the time the VCD has generated the rising edge of an EOF:

- If this EOF is 100% modulated, the VCD waits a time at least equal to t<sub>3min</sub> before sending a new EOF.
- If this EOF is 10% modulated, the VCD waits a time at least equal to the sum of t<sub>3min</sub> + the LRI2K nominal response time (which depends on the LRI2K data rate and subcarrier modulation mode) before sending a new EOF.

Table 20. Timing values<sup>(1)</sup>

	<u> </u>		
	Minimum (min) values	Nominal (nom) values	Maximum (max) values
t <sub>1</sub>	318.6µs	320.9µs	323.3µs
t <sub>2</sub>	309.2µs	No t <sub>nom</sub>	No t <sub>max</sub>
t <sub>3</sub>	$t_{1max}^{(2)} + t_{SOF}^{(3)}$	No t <sub>nom</sub>	No t <sub>max</sub>

<sup>1.</sup> The tolerance of specific timings is  $\pm 32/f_{\rm C}$ .

46/88

<sup>2.</sup> t<sub>1max</sub> does not apply for write alike requests. Timing conditions for write alike requests are defined in the command description.

t<sub>SOF</sub> is the time taken by the LRI2K to transmit an SOF to the VCD. t<sub>SOF</sub> depends on the current data rate: High data rate or Low data rate.

# 20 Commands codes

The LRI2K supports the commands described in this section. Their codes are given in *Table 21*.

Table 21. Command codes

Command Code			
standard	Function		
01h	Inventory		
02h	Stay Quiet		
20h	Read Single Block		
21h	Write Single Block		
22h	Lock Block		
23h	Read Multiple Block		
25h	Select		
26h	Reset to Ready		
27h	Write AFI		
28h	Lock AFI		
29h	Write DSFID		
2Ah	Lock DSFID		
2Bh	Get System Info		
2Ch	Get Multiple Block Security Status		

Command Code custom	Function
A6h	Kill
B1h	Write Kill
B2h	Lock Kill
C0h	Fast Read Single Block
C1h	Fast Inventory Initiated
C2h	Fast Initiate
C3h	Fast Read Multiple Block
D1h	Inventory Initiated
D2h	Initiate

# 20.1 Inventory

When receiving the Inventory request, the LRI2K runs the anti-collision sequence. The Inventory\_flag is set to 1. The Meaning of Flags 5 to 8 is shown in *Table 14: Request Flags 5 to 8 when Bit 3 = 1*.

The Request contains:

- the flags,
- the Inventory command code (see *Table 21: Command codes*)
- the AFI if the AFI flag is set
- the Mask Length
- the Mask Value
- the CRC

The LRI2K does not generate any answer in case of error.

Table 22. Inventory Request Format

Request SOF	Request Flags	Inventory	Optional AFI	Mask Length	Mask Value	CRC16	Request EOF
	8 bits	01h	8 bits	8 bits	0 - 64 bits	16 bits	

The Response contains:

- the flags
- the Unique ID

## Table 23. Inventory Response Format

Response SOF	Response Flags	DSFID	UID	CRC16	Response EOF
	8 bits	8 bits	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF LRI2K response, it waits a time  $t_3$  before sending an EOF to switch to the next slot.  $t_3$  starts from the rising edge of the Request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/f<sub>C</sub> (323.3µs) +  $t_{SOF}$
- If the VCD sends a 10% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/f<sub>C</sub> (323.3µs) +  $t_{NRT}$

#### where:

- t<sub>SOF</sub> is the time required by the LRI2K to transmit an SOF to the VCD
- t<sub>NRT</sub> is the nominal response time of the LRI2K

 $t_{\mbox{\scriptsize NRT}}$  and  $t_{\mbox{\scriptsize SOF}}$  are dependent on the LRI2K-to-VCD data rate and subcarrier modulation mode.

# 20.2 Stay Quiet

On receiving the Stay Quiet command, the LRI2K enters the Quiet State and does NOT send back a Response. There is NO response to the Stay Quiet command even if an error occurs.

When in the Quiet state:

- the LRI2K does not process any Request if the Inventory\_flag is set,
- the LRI2K processes any Addressed Request

The LRI2K exits the Quiet State when:


- it is reset (power off),
- receiving a Select request. It then goes to the Selected state,
- receiving a Reset to Ready request. It then goes to the Ready state.

Table 24. Stay Quiet Request Format

Request SOF	Request Flags	Stay Quiet	UID	CRC16	Request EOF
	8 bits	02h	64 bits	16 bits	

The Stay Quiet command must always be executed in the Addressed mode (Select\_Flag is reset to 0 and Address\_Flag is set to 1).

Table 25. Stay Quiet Frame exchange between VCD and LRI2K



# 20.3 Read Single Block

On receiving the Read Single Block Command, the LRI2K reads the requested block and sends back its 32 bits value in the Response. The Option\_Flag is supported.

Table 26. Read Single Block Request Format

Request SOF	Request_Flags	Read Single Block	UID	Block Number	CRC16	Request EOF
	8 bits	20h	64 bits	8 bits	16 bits	

## Request parameters:

- Option\_Flag
- UID (Optional)
- Block Number

Table 27. Read Single Block Response Format when Error\_Flag is NOT set

Response SOF	Response_Flags	Block Locking Status	Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	

### Response parameter:

- Block Locking Status if Option\_Flag is set (see Table 28: Block Locking Status)
- 4 Bytes of Block Data

Table 28. Block Locking Status


b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	$b_3$	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	
			all 0				0: Current Block not locked	
			all U				1: Current Block locked	

Table 29. Read Single Block Response Format when Error\_Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 0Fh: other error
  - 10h: block address not available

Table 30. READ Single Block Frame exchange between VCD and LRI2K



# 20.4 Write Single Block

On receiving the Write Single Block Command, the LRI2K writes the data contained in the Request to the requested block and reports whether the write operation was successful in the Response. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not program correctly the data into the memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 31. Write Single Block Request Format

Request SOF	Request_Flags	Write Single Block	UID	Block Number	Data	CRC16	Request EOF
	8 bits	21h	64 bits	8 bits	32 bits	16bits	

## Request parameters:

- UID (Optional)
- Block Number
- Data

Table 32. Write Single Block Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

### Response parameter:


No parameter. The response is sent back after the write cycle.

Table 33. Write Single Block Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 10h: block address not available
  - 12h: block is locked
  - 13h: block not programmed

Table 34. Write Single Block Frame exchange between VCD and LRI2K



## 20.5 Lock Block

On receiving the Lock Block command, the LRI2K permanently locks the selected block. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not lock correctly the memory block. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 35. Lock Single Block Request Format

Request SOF	Request_Flags	Lock Block	UID	Block Number	CRC16	Request EOF
	8 bits	22h	64 bits	8 bits	16 bits	

Request parameters:

- (Optional) UID
- Block Number

Table 36. Lock Block Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:

No parameter.

Table 37. Lock Block Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	


Response parameter:

Error Code as Error\_Flag is set:

- 10h: block address not available

11h: block is locked14h: block not locked

Table 38. Lock Block Frame exchange between VCD and LRI2K



# 20.6 Read Multiple Block

When receiving the Read Multiple Block command, the LRI2K reads the selected blocks and sends back their value in multiples of 32 bits in the response. The blocks are numbered from '00 to '3F' in the request and the value is minus one (–1) in the field. For example, if the "number of blocks" field contains the value 06h, 7 blocks will be read. The maximum number of blocks is fixed at 64. During Sequential Block Read, when the block address reaches 64, it rolls over to 0. The Option\_Flag is supported.

Table 39. Read Multiple Block Request Format

Request SOF	Request_Flags	Read Multiple Block	UID	First Block Number	Number of Blocks	CRC16	Request EOF
	8 bits	23h	64 bits	8 bits	8 bits	16 bits	

Request parameters:

- Option\_Flag
- UID (Optional)
- First Block Number
- Number of Blocks

Table 40. Read Multiple Block Response Format when Error\_Flag is NOT set

Response SOF	Response_Flags	Block Locking Status	Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	
		Repeated a	s needed		

Response parameter:

- Block Locking Status if Option\_Flag is set (see Table 41: Block Locking Status)
- N Blocks of Data

Table 41. Block Locking Status

b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
			All 0				O: Current Block not locked     Current Block locked

## Table 42. Read Multiple Block Response Format when Error\_Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	


Response parameter:

Error Code as Error\_Flag is set:

OFh: other error

10h: block address not available

Table 43. READ Multiple Block Frame exchange between VCD and LRI2K



54/88

## 20.7 Select

When receiving the Select command:

• if the UID is equal to its own UID, the LRI2K enters or stays in the Selected state and sends a Response.

• if the UID does not match its own, the selected LRI2K returns to the Ready state and does not send a Response.

The LRI2K answers an error code only if the UID is equal to its own UID. If not, no response is generated.

Table 44. Select Request Format

Request SOF	Request_Flags	Select	UID	CRC16	Request EOF
	8 bits	25h	64 bits	16 bits	

Request parameter:

UID

Table 45. Select Block Response Format when Error Flag is NOT set

Response SOF Response_Flags		CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 46. Select Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - OFh: other error

 Table 47.
 Select Frame exchange between VCD and LRI2K



# 20.8 Reset to Ready

On receiving a Reset to Ready command, the LRI2K returns to the Ready state. In the Addressed mode, the LRI2K answers an error code only if the UID is equal to its own UID. If not, no response is generated.

Table 48. Reset to Ready Request Format

Request SOF	Request_Flags Reset to Ready		UID	CRC16	Request EOF
	8 bits	26h	64 bits	16 bits	

Request parameter:

UID (Optional)

Table 49. Reset to Ready Response Format when Error Flag is NOT set

Response SOF Response_Flags		CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 50. Reset to ready Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - OFh: other error

Table 51. Reset to Ready Frame exchange between VCD and LRI2K



## 20.9 Write AFI

On receiving the Write AFI Request, the LRI2K writes the AFI Byte value into its memory. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not write correctly the AFI value into the memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 52. Write AFI Request Format

Request SOF	Request_Flags	Write AFI	UID	AFI	CRC16	Request EOF
	8 bits	27h	64 bits	8 bits	16 bits	

Request parameters:

- UID (Optional)
- AFI

Table 53. Write AFI Response Format when Error Flag is NOT set

Response SOF	Response SOF Response_Flags		Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 54. Write AFI Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
8 bits		8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 12h: block is locked
  - 13h: block not programmed

Table 55. Write AFI Frame exchange between VCD and LRI2K



# 20.10 Lock AFI

On receiving the Lock AFI Request, the LRI2K locks the AFI value permanently. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not Lock correctly the AFI value in memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 56. Lock AFI Request Format

Request SOF	Request_Flags	Lock AFI	UID	CRC16	Request EOF
	8 bits	28h	64 bits	16 bits	

Request parameter:

UID (Optional)

Table 57. Lock AFI Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 58. Lock AFI Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 11h: block is locked
  - 14h: block not locked

Table 59. Lock AFI Frame exchange between VCD and LRI2K



## 20.11 Write DSFID

On receiving the Write DSFID Request, the LRI2K writes the DSFID Byte value into its memory. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not write correctly the DSFID value in memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 60. Write DSFID Request Format

Request SOF	Request_Flags	Write DSFID	UID	DSFID	CRC16	Request EOF
	8 bits	29h	64 bits	8 bits	16 bits	

Request parameters:

- UID (Optional)
- DSFID

Table 61. Write DSFID Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 62. Write DSFID Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 12h: block is locked
  - 13h: block not programmed

Table 63. Write DSFID Frame exchange between VCD and LRI2K



## 20.12 Lock DSFID

On receiving the Lock DSFID Request, the LRI2K locks the DSFID value permanently. The Option\_Flag is supported.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not lock correctly the DSFID value in memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 x 302 $\mu$ s.

Table 64. Lock DSFID Request Format

Request SOF	Request_Flags	Lock DSFID UID		CRC16	Request EOF
	8 bits	2Ah	64 bits	16 bits	

Request parameter:

UID (Optional)

Table 65. Lock DSFID Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter.

Table 66. Lock DSFID Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 11h: block is locked
  - 14h: block not locked

Table 67. Lock DSFID Frame exchange between VCD and LRI2K



# 20.13 Get System Info

When receiving the Get System Info command, the LRI2K sends back its information data in the Response. The Option\_Flag is supported and must be reset to 0. The Get System Info can be issued in both Addressed and Non Addressed modes.

Table 68. Get System Info Request Format

Request SOF	Request_Flags	Get System Info	UID	CRC16	Request EOF
	8 bits	2Bh	64 bits	16 bits	

## Request parameter:

UID (Optional)

Table 69. Get System Info Response Format when Error\_Flag is NOT set

Response SOF	Response_Flags	Information flags	UID	DSFID	AFI	Memory Size	IC reference	CRC16	Response EOF
	00h	0Fh	64 bits	8 bits	8 bits	033Fh	001000xx <sub>b</sub>	16 bits	

### Response parameters:


- Information Flags set to 0Fh. DSFID, AFI, Memory Size and IC reference fields are present.
- UID code on 64 bits
- DSFID value
- AFI value
- memory size. The LRI2K provides 64 blocks (3Fh) of 4 Bytes (03h).
- IC Reference. Only the 6 MSBs are significant. The product code of the LRI2K is 00 1000<sub>b</sub>=8<sub>d</sub>

Table 70. Get System Info Response Format when Error\_Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	01h	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 03h: Option not supported
  - OFh: other error

Table 71. Get System Info Frame exchange between VCD and LRI2K



# 20.14 Get Multiple Block Security Status

When receiving the Get Multiple Block Security Status command, the LRI2K sends back the block security status. The blocks are numbered from '00 to '3F' in the request and the value is minus one (-1) in the field. For example, a value of '06' in the "Number of blocks" field requests to return the security status of 7 Blocks.

Table 72. Get Multiple Block Security Status Request Format

Request SOF	Request_Flags	Get Multiple Block Security Status		First Block Number	Number of Blocks	CRC16	Request EOF
	8 bits	2Ch	64 bits	8 bits	8 bits	16 bits	

## Request parameters:

- UID (Optional)
- first Block Number
- number of Blocks

Table 73. Get Multiple Block Security Status Response Format when Error\_Flag is NOT set

Response SOF		Response_Flags	Block Locking Status	CRC16	Response EOF
		8 bits	8 bits	16 bits	
			Repeated as needed		

### Response parameter:

- Block Locking Status if Option\_Flag is set (see Table 74: Block Locking Status)
- N Block of Data

Table 74. Block Locking Status


b <sub>7</sub>	$b_7$ $b_6$ $b_5$ $b_4$		$b_3$	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>		
All O							0: Current Block not locked	
All 0							1: Current Block locked	

Table 75. Get Multiple Block Security Status Response Format when Error\_Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 03h: Option not supported
  - 0Fh: other error

Table 76. Get Multiple Block Security Status Frame exchange between VCD and LRI2K



## 20.15 Kill

On receiving the Kill command, in the Addressed mode only, the LRI2K compares the kill code with the data contained in the Request and reports whether the operation was successful in the Response. The Option\_Flag is supported. If the command is received in the Non Addressed or the Selected mode, the LRI2K returns an error response.

During the comparison cycle equal to  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not match the kill code correctly. The  $t_W$  time is equal to  $t_{1nom}$  + 18 x 302 $\mu$ s. After a successful Kill command, the LRI2K is deactivated and does not interpret any other command.

Table 77. Kill Request Format

Reques	t Request_Flags	Kill	IC Mfg Code	UID	Kill access	Kill code	CRC16	Request EOF
	8 bits	A6h	02h	64 bits	00h	32 bits	16bits	

Request parameters:

- UID (Optional)
- Kill Code

Table 78. Kill Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

Response parameter:


No parameter. The response is send back after the writing cycle

Table 79. Kill Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - OFh: other error
  - 14h: block not locked

Table 80. Kill Frame exchange between VCD and LRI2K



## 20.16 Write Kill

On receiving the Write Kill command, the LRI2K writes the kill code with the data contained in the Request and reports whether the operation was successful in the Response. The Option\_Flag is supported. After a successful write, the kill code must be locked by a Lock Kill command to activate the protection.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not correctly program the data to the memory. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 81. Write Kill Request Format

Request SOF	Request_Flags	Write Kill	IC Mfg Code	UID	Kill access	Kill code	CRC16	Request EOF
	8 bits	B1h	02h	64 bits	00h	32 bits	16bits	

#### Request parameters:

- UID (Optional)
- Kill Address (00h = Kill, other = Error)
- Data

Table 82. Write Kill Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

No parameter. The response is send back after the write cycle.

Table 83. Write Kill Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

### Response parameter:


Error Code as Error\_Flag is set:

10h: block address not available

12h: block is locked

13h: block not programmed

Table 84. Write Kill Frame exchange between VCD and LRI2K



## 20.17 Lock Kill

On receiving the Lock Kill command, the LRI2K locks the Kill code permanently. The Option\_Flag is supported. RFU bit 8 of the request flag must be set to '1'.

During the write cycle  $t_W$ , there should be no modulation (neither 100% nor 10%). Otherwise, the LRI2K may not lock the memory block correctly. The  $t_W$  time is equal to  $t_{1nom}$  + 18 × 302 $\mu$ s.

Table 85. Lock Kill Request Format

Request SOF	Request_Flags	Lock Kill	IC Mfg Code	UID	Kill access	Protect Status	CRC16	Request EOF
	8 bits	B2h	02h	64 bits	00f	8 bits	16 bits	

#### Request parameters:

- (Optional) UID
- Kill Address (bit 8 = '1': 00h = KILL, other = Error)
- Protect Status (see Table 86)

Table 86. Protect Status

b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
0	0	0	0	0	0	0	1

Table 87. Lock Kill Response Format when Error Flag is NOT set

Response SOF	Response_Flags	CRC16	Response EOF
	8 bits	16 bits	

#### Response parameter:


No parameter.

Table 88. Lock Kill Response Format when Error Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - 10h: block address not available
  - 11h: block is locked
  - 14h: block not locked

Table 89. Lock Kill Frame exchange between VCD and LRI2K



# 20.18 Fast Read Single Block

On receiving the Fast Read Single Block command, the LRI2K reads the requested block and sends back its 32-bit value in the Response. The Option\_Flag is supported. The data rate of the response is multiplied by 2.

Table 90. Fast Read Single Block Request Format

Request SOF	Request_Flags	Fast Read Single Block	IC Mfg Code	UID	Block Number	CRC16	Request EOF
	8 bits	C0h	02h	64 bits	8 bits	16 bits	

Request parameters:

- Option\_Flag
- UID (Optional)
- Block Number

Table 91. Fast Read Single Block Response Format when Error\_Flag is NOT set

Response SOF	Response_Flags	Block Locking Status	Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	

Response parameter:

- Block Locking Status if Option\_Flag is set
- 4 Bytes of Block Data

Table 92. Block Locking Status


b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	$b_3$	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
			All 0				0: Current Block not locked 1: Current Block locked

Table 93. Fast Read Single Block Response Format when Error\_Flag is set

Response SOF	Response_Flags	Error Code	CRC16	Response EOF
	8 bits	8 bits	16 bits	

- Error Code as Error\_Flag is set:
  - OFh: other error
  - 10h: block address not available

Table 94. Fast Read Single Block Frame exchange between VCD and LRI2K



# 20.19 Fast Inventory Initiated

Before receiving the Fast Inventory Initiated command, the LRI2K must have received an Initiate or a Fast Initiate command in order to set the Initiate\_ flag. If not, the LRI2K does not answer to the Fast Inventory Initiated command.

On receiving the Fast Inventory Initiated request, the LRI2K runs the anti-collision sequence. The Inventory\_flag must be set to 1. The Meaning of Flags 5 to 8 is shown in Table 14: Request Flags 5 to 8 when Bit 3 = 1. The data rate of the response is multiplied by 2.

The Request contains:

- the flags,
- the Inventory command code
- the AFI if the AFI flag is set
- the Mask Length
- the Mask Value
- the CRC

The LRI2K does not generate any answer if an error occurs.

Table 95. Fast Inventory Initiated Request Format

Reque	st Request Flags	Fast Inventory Initiated	IC Mfg Code	Optional AFI	Mask Length	Mask Value	CRC16	Request EOF
	8 bits	C1h	02h	8 bits	8 bits	0 - 64 bits	16 bits	

The Response contains:

- The flags
- the Unique ID

Table 96. Fast Inventory Initiated Response Format

Response SOF	Response Flags	DSFID	UID	CRC16	Response EOF
	8 bits	00h	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF LRI2K response, it waits a time  $t_3$  before sending an EOF to switch to the next slot.  $t_3$  starts from the rising edge of the Request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/f<sub>C</sub> (323.3µs) +  $t_{SOF}$
- If the VCD sends a 10% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/f<sub>C</sub> (323.3 $\mu$ s) +  $t_{NRT}$

## where:

- t<sub>SOF</sub> is the time required by the LRI2K to transmit an SOF to the VCD
- t<sub>NRT</sub> is the nominal response time of the LRI2K

 $t_{\mbox{NRT}}$  and  $t_{\mbox{SOF}}$  are dependent on the LRI2K-to-VCD data rate and subcarrier modulation mode

## 20.20 Fast Initiate

On receiving the Fast Initiate command, the LRI2K sets the internal Initiate\_Flag and sends back a Response. The command has to be issued in the Non Addressed mode only (Select\_Flag is reset to 0 and Address\_Flag is reset to 0). If an error occurs, the LRI2K does not generate any answer. The Initiate\_Flag is reset after a power off of the LRI2K. The data rate of the response is multiplied by 2.

The Request contains:

No data

Table 97. Fast Initiate Request Format

Request SOF	Request Flags	Fast Initiate	IC Mfg Code	CRC16	Request EOF
	8 bits	C2h	02h	16 bits	


The Response contains:

- the flags
- the Unique ID

Table 98. Fast Initiate Initiated Response Format

Response SOF	Response Flags	DSFID	UID	CRC16	Response EOF
	8 bits	00h	64 bits	16 bits	

Table 99. Fast Initiate Frame exchange between VCD and LRI2K



# 20.21 Fast Read Multiple Block

On receiving the Fast Read Multiple Block command, the LRI2K reads the requested blocks and sends back their value in multiples of 32 bits in the response. The blocks are numbered from '00' to '3F' in the request and the value is minus one (–1) in the field. For example, a value 06h in the "number of blocks" field causes the LRI2K to read 7 blocks. The maximum number of blocks is fixed at 64. During Sequential Block Read, when the block address reaches 64, it rolls over to 0. The Option\_Flag is supported. The data rate of the response is multiplied by 2.

Table 100. Fast Read Multiple Block Request Format

Request SOF	Request_Flags	Fast Read Multiple Block	IC Mfg Code	UID	First Block Number	Number of Blocks	CRC16	Request EOF
	8 bits	C3h	02h	64 bits	8 bits	8 bits	16 bits	

### Request parameters:

- Option\_Flag
- UID (Optional)
- First Block Number
- Number of Blocks

Table 101. Fast Read Multiple Block Response Format when Error\_Flag is NOT set

Response SOF	Response_Flags	Block Locking Status	Data	CRC16	Response EOF
	8 bits	8 bits	32 bits	16 bits	
		Repeated	as needed		

#### Response parameters:

- Block Locking Status if Option\_Flag is set
- N Block of Data

## Table 102. Block Locking Status if Option\_Flag is set

	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	$b_3$	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	
-		All 0						Current Block not locked     Current Block locked	

#### Table 103. Fast Read Multiple Block Response Format when Error\_Flag is set

	Response SOF	Response_Flags	Error Code	CRC16	Response EOF
		8 bits	8 bits	16 bits	


## Response parameter:

Error Code as Error\_Flag is set:

OFh: other error

10h: block address not available

Table 104. Fast READ Multiple Block Frame exchange between VCD and LRI2K



Commands codes LRI2K

### 20.22 Inventory Initiated

Before receiving the Inventory Initiated command, the LRI2K must have received an Initiate or a Fast Initiate command in order to set the Initiate\_ flag. If not, the LRI2K does not answer to the Inventory Initiated command.

On receiving the Inventory Initiated request, the LRI2K runs the anti-collision sequence. The Inventory\_flag must be set to 1. The Meaning of Flags 5 to 8 is given in *Table 14: Request Flags 5 to 8 when Bit 3 = 1*.

The Request contains:

- the flags,
- the Inventory Command code
- the AFI if the AFI flag is set
- the Mask Length
- the Mask Value
- the CRC

The LRI2K does not generate any answer if an error occurs.

#### Table 105. Inventory Initiated Request Format

Request SOF	Request Flags	Inventory Initiated	IC Mfg Code	Optional AFI	Mask Length	Mask Value	CRC16	Request EOF
	8 bits	D1h	02h	8 bits	8 bits	0 - 64 bits	16 bits	

The Response contains:

- the flags
- the Unique ID

#### Table 106. Inventory Initiated Response Format

Response SOF	Response Flags	DSFID	UID	CRC16	Response EOF
	8 bits	00h	64 bits	16 bits	

During an Inventory process, if the VCD does not receive an RF LRI2K response, it waits a time  $t_3$  before sending an EOF to switch to the next slot.  $t_3$  starts from the rising edge of the Request EOF sent by the VCD.

- If the VCD sends a 100% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/f<sub>C</sub> (323.3µs) +  $t_{SOF}$
- If the VCD sends a 10% modulated EOF, the minimum value of  $t_3$  is:  $t_3$ min = 4384/ $f_C$  (323.3 $\mu$ s) +  $t_{NRT}$

#### where:

- t<sub>SOF</sub> is the time required by the LRI2K to transmit an SOF to the VCD
- t<sub>NRT</sub> is the nominal response time of the LRI2K

 $t_{\mbox{\footnotesize{NRT}}}$  and  $t_{\mbox{\footnotesize{SOF}}}$  are dependent on the LRI2K-to-VCD data rate and subcarrier modulation mode.

LRI2K Commands codes

### 20.23 Initiate

On receiving the Initiate command, the LRI2K sets the internal Initiate\_Flag and sends back a Response. The command has to be issued in the Non Addressed mode only (Select\_Flag is reset to 0 and Address\_Flag is reset to 0). If an error occurs, the LRI2K does not generate any answer. The Initiate\_Flag is reset after a power off of the LRI2K.

The Request contains:

No data

Table 107. Initiate Request Format

Request SOF	Request Flags	Initiate	IC Mfg Code	CRC16	Request EOF
	8 bits	D2h	02h	16 bits	


The Response contain:

- the flags
- the Unique ID

Table 108. Initiate Initiated Response Format

Response SOF	Response Flags	DSFID	UID	CRC16	Response EOF
	8 bits	00h	64 bits	16 bits	

Table 109. Initiate Frame exchange between VCD and LRI2K



Maximum Rating LRI2K

## 21 Maximum Rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 110. Absolute Maximum Ratings** 

Symbol	Parameter		Min.	Max.	Unit
			15	25	°C
		Wafer		23	months
T <sub>STG</sub> , h <sub>STG</sub> ,	Storage Conditions		kept in	its antista	tic bag
t <sub>STG</sub>	Storage Continuons	A1, A6, A7	15	25	°C
			40%	60%	RH
				2	years
I <sub>CC</sub>	Supply Current on AC0 / AC1		-20	20	mA
V <sub>MAX</sub>	Input Voltage on AC0 / AC1		-7	7	V
	(4)	A1, A6, A7	-7000	7000	V
$V_{ESD}$	Electrostatic Discharge Voltage <sup>(1)</sup>	MLP (HBM)	-4000	4000	V
		MLP (MM)	-500	500	V

<sup>1.</sup> Mil. Std. 883 - Method 3015.

<sup>2.</sup> ESD test: ISO10373-7 specification.

LRI2K **DC and AC Parameters** 

#### **22 DC and AC Parameters**

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 111. AC Characteristics<sup>(1)</sup> (2)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>CC</sub>	External RF Signal Frequency		13.553	13.56	13.567	MHz
MI <sub>CARRIER</sub>	10% Carrier Modulation Index	MI=(A-B)/(A+B)	10		30	%
t <sub>RFR</sub> , t <sub>RFF</sub>	10% Rise and Fall time		0.5		3.0	μs
t <sub>RFSBL</sub>	10% Minimum Pulse Width for bit		7.1		9.44	μs
MI <sub>CARRIER</sub>	100% Carrier Modulation Index	MI=(A-B)/(A+B)	95		100	%
t <sub>RFR</sub> , t <sub>RFF</sub>	100% Rise and Fall time		0.5		3.5	μs
t <sub>RFSBL</sub>	100% Minimum Pulse Width for bit		7.1		9.44	μs
t <sub>JIT</sub>	Bit pulse Jitter		-2		+2	μs
t <sub>MIN CD</sub>	Minimum Time from Carrier Generation to First Data	From H-field min		0.1	1	ms
f <sub>SH</sub>	Subcarrier Frequency High	F <sub>CC</sub> /32		423.75		KHz
f <sub>SL</sub>	Subcarrier Frequency Low	F <sub>CC</sub> /28		484.28		KHz
t <sub>1</sub>	Time for LRI2K Response	4224/F <sub>S</sub>	318.6	320.9	323.3	μs
t <sub>2</sub>	Time Between Command	4224/F <sub>S</sub>	309	311.5	314	μs
t <sub>W</sub>	Programming Time				5.8	ms

<sup>1.</sup>  $T_A = -20 \text{ to } 85^{\circ}\text{C}$ .

Number of turns: 6 Width of conductor: 1mm

Space between 2 conductors: 0.4mm

Value of the Tuning Capacitor: 28.5pF (LRI2K-W4) Value of the coil: 4.3µH

Tuning Frequency: 13.8MHz.

All timing measurements were performed on a reference antenna with the following characteristics: External size: 75mm x 48mm

DC and AC Parameters LRI2K

Table 112. DC Characteristics<sup>(1)</sup>


Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Regulated Voltage			1.5		3.0	V
V <sub>RET</sub>	Retromodulated Indu Voltage	ced	ISO10373-7	10			mV
1	I Complet Comment	Read	V <sub>CC</sub> = 3.0V			50	μΑ
Icc	Supply Current	Write	V <sub>CC</sub> = 3.0V			150	μΑ
			f=13.56MHz for W4/1		21		pF
$C_{TUN}$	C <sub>TUN</sub> Internal Tuning Capacitor		f=13.56MHz for W4/2		28.5		pF
			f=13.56MHz for W4/3		102		pF

<sup>1.</sup>  $T_A = -20 \text{ to } 85^{\circ}\text{C}$ .

**Table 113. Operating Conditions** 

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature	-20	85	°C

Figure 39. LRI2K Synchronous Timing, Transmit and Receive



*Figure 39* shows an ASK modulated signal, from the VCD to the LRI2K. The test condition for the AC/DC parameters are:

- Close coupling condition with tester antenna (1mm)
- LRI2K performance measured at the tag antenna

LRI2K Package mechanical

## 23 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

C1 A1 B1

C2

A2

B2

Figure 40. A1 Antenna on Tape Outline

1. Drawing is not to scale.


Table 114. A1 Antenna on Tape Mechanical Data

Symbol	Parameter	Тур	Min	Max	Unit
A1	Coil Width	45	44.5	45.5	mm
A2	Coil Length	76	75.5	76.5	mm
B1	Antenna Cut Width	49	48.8	49.2	mm
B2	B2 Antenna Cut Length		81.8	82.2	mm
C1	Die Position from Antenna	23	22.8	23.2	mm
C2	Die Position from Antenna	56	55.8	56.2	mm
	Silicon Thickness	180	165	195	μm
Q	Unloaded Q value	35			
F <sub>NOM</sub>	Unloaded free-air resonance	15.1			MHz
P <sub>A</sub>	H-field Energy for Device Operation		0.03 90		A/m dbµA/m

ai10119

Package mechanical LRI2K

Figure 41. A6 Antenna on Tape Outline




1. Drawing is not to scale.

Table 115. A6 Antenna on Tape Mechanical Data

Symbol	Parameter	Тур	Min	Max	Unit
Α	Coil Diameter	35	34.5	35.5	mm
В	Antenna cut diameter	40	38.8	40.2	mm
I	Hole Diameter	16	15.8	16.2	mm
	Overall Thickness of copper antenna coil	80	70	90	μm
	Silicon Thickness	180	165	195	μm
Q	Unloaded Q value	35			
F <sub>NOM</sub>	Unloaded free-air resonance	15.1			MHz
P <sub>A</sub>	H-field Energy for Device Operation		0.5 114		A/m dbµA/m

LRI2K Package mechanical

Figure 42. A7 Antenna on Tape Outline



1. Drawing is not to scale.

Table 116. A7 Antenna on Tape Mechanical Data

Symbol	Parameter	Тур	Min	Max	Unit
A1	Coil Width	40	39.5	40.5	mm
A2	Coil Length	20	19.5	20.5	mm
B1	Antenna Cut Width	44	43.8	44.2	mm
B2	Antenna Cut Length	24	23.8	24.2	mm
C1	Die Position from Antenna	10	9.8	10.2	mm
C2	Die Position from Antenna	20	19.8	20.2	mm
	Overall Thickness of copper antenna coil	160	145	175	μm
	Silicon Thickness	180	165	195	μm
Q	Unloaded Q value	35			
F <sub>NOM</sub>	Unloaded free-air resonance	15.1			MHz
P <sub>A</sub>	H-field Energy for Device Operation		1 120		A/m dbµA/m

Package mechanical LRI2K




Figure 43. UFDFPN8 - 8-lead Ultra thin Fine pitch Dual Flat Package No lead (MLP) Outline

1. Drawing is not to scale.


Table 117. UFDFPN8 - 8-lead Ultra thin Fine pitch Dual Flat Package No lead (MLP) Mechanical Data

Cumbal		Millimeters			Inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	0.55	0.50	0.60	0.022	0.020	0.024
A1		0.00	0.05		0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00			0.079		
D2		1.55	1.65		0.061	0.065
ddd			0.05			0.002
E	3.00			0.118		
E2		0.15	0.25		0.006	0.010
е	0.50	-	_	0.020	_	_
L	0.45	0.40	0.50	0.018	0.016	0.020
L1			0.15			0.006
L3		0.30			0.012	
N		8			8	

LRI2K Part numbering

## 24 Part numbering

#### **Table 118. Ordering Information Scheme**



W4 =180µm ± 15∞m Unsawn Wafer

SBN18 = 180µm ± 15µm Bumped and Sawn Wafer on 8-inch Frame

A1T = 45mm x 76mm Copper Antenna on Continuous Tape

A1S = 45mm x 76mm Copper Singulated Adhesive Antenna on Tape

A6S2U = 35mm Copper Singulated Adhesive CD Antenna on white PET Tape and no marking

A7T = 20mm x 40mm Copper Antenna on Continuous Tape

MBTG = UFDFPN8 (MLP8), Tape & Reel Packing, Lead-Free, RoHS compliant, Sb2O3-free and TBBA-free

For a full list of the available options, please see the current Memory Shortform Catalog.

For further information on any aspect of this device, please contact your nearest ST Sales Office.

## Appendix A Anti-collision algorithm (Informative)

The following pseudocode describes how anti-collision could be implemented on the VCD, using recursivity.

### A.1 Algorithm for pulsed slots

```
function push (mask, address); pushes on private stack
function pop (mask, address); pops from private stack
function pulse_next_pause; generates a power pulse
function store(LRI2K_UID); stores LRI2K_UID
function poll_loop (sub_address_size as integer)
  pop (mask, address)
  mask = address & mask; generates new mask
            ; send the Request
  mode = anti-collision
  send_Request (Request_cmd, mode, mask length, mask value)
  for sub_address = 0 to (2^sub_address_size - 1)
    pulse_next_pause
    if no_collision_is_detected ; LRI2K is inventoried
         store (LRI2K_UID)
       else; remember a collision was detected
         push(mask,address)
       endif
    next sub_address
  if stack_not_empty ; if some collisions have been detected and
    then ; not yet processed, the function calls itself
       poll_loop (sub_address_size); recursively to process the
last stored collision
    endif
end poll_loop
main_cycle:
  mask = null
  address = null
  push (mask, address)
  poll_loop(sub_address_size)
end_main_cycle
```

**577** 

LRI2K CRC (Informative)

## Appendix B CRC (Informative)

#### B.1 CRC Error Detection Method

The Cyclic Redundancy Check (CRC) is calculated on all data contained in a message, from the start of the Flags through to the end of Data. The CRC is used from VCD to LRI2K and from LRI2K to VCD.

Table 119. CRC Definition

CRC Definition							
CRC Type	Length	Polynomial	Direction	Preset	Residue		
ISO/IEC 13239	16 bits	$X^{16} + X^{12} + X^5 + 1 = 8408h$	Backward	FFFFh	F0B8h		

To add extra protection against shifting errors, a further transformation on the calculated CRC is made. The One's Complement of the calculated CRC is the value attached to the message for transmission.

To check received messages the 2 CRC Bytes are often also included in the re-calculation, for ease of use. In this case, the expected value for the generated CRC is the residue F0B8h.

### **B.2** CRC Calculation Example

This example in C language illustrates one method of calculating the CRC on a given set of Bytes comprising a message.

Figure 44. C-Example to calculate or check the CRC16 according to ISO/IEC 13239

```
#define POLYNOMIAL
                                  x^16 + x^12 + x^5 + 1
                         8408h //
#define PRESET_VALUE
                         FFFFh
#define CHECK_VALUE
                         F0B8h
#define NUMBER_OF_BYTES 4
                               // Example: 4 data bytes
#define CALC CRC
                         1
#define CHECK CRC
void main()
  unsigned int current_crc_value;
 unsigned char array_of_databytes[NUMBER_OF_BYTES + 2] = {1, 2, 3,
4, 91h, 39h};
  int
                number_of_databytes = NUMBER_OF_BYTES;
  int
                calculate_or_check_crc;
                i, j;
  calculate_or_check_crc = CALC_CRC;
// calculate_or_check_crc = CHECK_CRC;// This could be an other
example
  if (calculate_or_check_crc == CALC_CRC)
  {
      number_of_databytes = NUMBER_OF_BYTES;
  }
```

CRC (Informative) LRI2K

```
// check CRC
  else
      number_of_databytes = NUMBER_OF_BYTES + 2;
  current_crc_value = PRESET_VALUE;
  for (i = 0; i < number_of_databytes; i++)</pre>
      current_crc_value = current_crc_value ^ ((unsigned
int)array_of_databytes[i]);
      for (j = 0; j < 8; j++)
          if (current_crc_value & 0001h)
              current_crc_value = (current_crc_value >> 1) ^
POLYNOMIAL;
          else
              current_crc_value = (current_crc_value >> 1);
      }
  }
  if (calculate_or_check_crc == CALC_CRC)
      current_crc_value = ~current_crc_value;
      printf ("Generated CRC is 0x%04X\n", current_crc_value);
     // current_crc_value is now ready to be appended to the data
stream
     // (first LSByte, then MSByte)
  else // check CRC
      if (current_crc_value == CHECK_VALUE)
         printf ("Checked CRC is ok (0x%04X)\n",
current_crc_value);
      }
      else
          printf ("Checked CRC is NOT ok (0x%04X)\n",
current_crc_value);
```

LRI2K CRC (Informative)

## **B.3** Application Family Identifier (AFI) (Informative)

The AFI (Application Family Identifier) represents the type of application targeted by the VCD and is used to extract from all the LRI2K present only the LRI2K meeting the required application criteria.

It is programmed by the LRI2K issuer (the purchaser of the LRI2K). Once locked, it cannot be modified.

The most significant nibble of the AFI is used to code one specific or all application families, as defined in *Table 120*.

The least significant nibble of the AFI is used to code one specific or all application subfamilies. Sub-family codes different from 0 are proprietary.

Table 120. AFI Coding<sup>(1)</sup>

AFI Most Significant Nibble	AFI Least Significant Nibble	Meaning VICCs respond from	Examples / Note
'0'	'0'	All families and sub-families	No applicative preselection
'X'	'0	'All sub-families of family X	Wide applicative preselection
'X	"Y"	Only the Y <sup>th</sup> sub-family of family X	
'0'	'Υ'	Proprietary sub-family Y only	
'1	''0', 'Y'	Transport	Mass transit, Bus, Airline etc.
'2	''0', 'Y'	Financial	IEP, Banking, Retail etc.
'3	''0', 'Y'	Identification	Access Control etc.
'4	''0', 'Y'	Telecommunication	Public Telephony, GSM etc.
'5'	'0', 'Y'	Medical	
'6	''0', 'Y'	Multimedia	Internet services etc.
'7	''0', 'Y'	Gaming	
8	"0', 'Y'	Data Storage	Portable Files etc.
'9	"0', 'Y'	Item Management	
'Α	''0', 'Y'	Express Parcels	
'B	"0', 'Y'	Postal Services	
'C	"0', 'Y'	Airline Bags	
'D	"0', 'Y'	RFU	
'E	"0', 'Y'	RFU	
'F'	'0', 'Y'	RFU	

<sup>1.</sup> X = '1' to 'F', Y = '1' to 'F.

Revision history LRI2K

# 25 Revision history

Table 121. Document revision history

Date	Revision	Changes
17-Feb-2006 1		Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

