

LH1562

DESCRIPTION

The LH1562 is a 240-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The LH1562 is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.

FEATURES

- Number of LCD drive outputs : 240
- Supply voltage for LCD drive : +15.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Low power consumption
- Low output impedance
- Package : 269-pin TCP (Tape Carrier Package)

(Segment mode)

- Shift clock frequency
 - 20 MHz (MAX.) : $V_{DD} = +5.0 \pm 0.5$ V
 - 15 MHz (MAX.) : $V_{DD} = +3.0$ to $+4.5$ V
 - 12 MHz (MAX.) : $V_{DD} = +2.5$ to $+3.0$ V
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Line latch circuits are reset when $\overline{\text{DISPOFF}}$ active


(Common mode)

- Shift clock frequency : 4 MHz (MAX.)
- Built-in 240-bit bi-directional shift register (divisible into 120 bits x 2)

240-output LCD Segment/Common Driver IC

- Available in a single mode (240-bit shift register) or in a dual mode (120-bit shift register x 2)
 - ① $Y_1 \rightarrow Y_{240}$ Single mode
 - ② $Y_{240} \rightarrow Y_1$ Single mode
 - ③ $Y_1 \rightarrow Y_{120}$, $Y_{121} \rightarrow Y_{240}$ Dual mode
 - ④ $Y_{240} \rightarrow Y_{121}$, $Y_{120} \rightarrow Y_1$ Dual mode
- The above 4 shift directions are pin-selectable
- Shift register circuits are reset when $\overline{\text{DISPOFF}}$ active


PIN CONNECTIONS



PIN DESCRIPTION

PIN NO.	SYMBOL	I/O	DESCRIPTION
1 to 240	Y ₁ -Y ₂₄₀	O	LCD drive output
241, 269	V _{0L} , V _{0R}	—	Power supply for LCD drive
242, 268	V _{12L} , V _{12R}	—	Power supply for LCD drive
243, 267	V _{43L} , V _{43R}	—	Power supply for LCD drive
244, 266	V _{5L} , V _{5R}	—	Power supply for LCD drive
245	V _{DD}	—	Power supply for logic system (+2.5 to +5.5 V)
246	S/C	I	Segment mode/common mode selection
247, 259	EIO ₂ , EIO ₁	I/O	Input/output for chip selection at segment mode/ Shift data input/output for shift register at common mode
248 to 254	DI ₀ -DI ₆	I	Display data input at segment mode
255	DI ₇	I	Display data input at segment mode/Dual mode data input at common mode
256	XCK	I	Clock input for taking display data at segment mode
257	DISPOFF	I	Control input for output of non-select level
258	LP	I	Latch pulse input for display data at segment mode/ Shift clock input for shift register at common mode
260	FR	I	AC-converting signal input for LCD drive waveform
261	L/R	I	Input for selecting the reading direction of display data at segment mode/ Input for selecting the shift direction of shift register at common mode
262	MD	I	Mode selection input
263, 264	TEST ₁ , TEST ₂	I	Test mode selection input
265	V _{SS}	—	Ground (0 V)

BLOCK DIAGRAM



FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION
Active Control	In case of segment mode, controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bi-directional pins.
SP Conversion & Data Control	In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel input mode in latch circuit, or keeps input data which are 1 clock of XCK at 8-bit parallel input mode in latch circuit; after that they are put on the internal data bus 8 bits at a time.
Data Latch Control	In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.
Data Latch	In case of segment mode, latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control; 240 bits of data are read in 30 sets of 8 bits.
Line Latch/Shift Register	In case of segment mode, all 240 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block. In case of common mode, shifts data from the data input pin at the falling edge of the LP signal.
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.
4-Level Driver	Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4 levels (V ₀ , V ₁₂ , V ₄₃ , or V ₅) based on the S/C, FR and $\overline{\text{DISPOFF}}$ signals.
Control Logic	Controls the operation of each block. In case of segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 240 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift.
Test Circuit	The circuit for testing. During normal operation, it isn't activated.

INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit (1)




Fig. 2 Input Circuit (2)





Fig. 3 Input Circuit (3)



FUNCTIONAL DESCRIPTION

Pin Functions

(Segment mode)

SYMBOL	FUNCTION
VDD	Logic system power supply pin, connected to +2.5 to +5.5 V.
VSS	Ground pin, connected to 0 V.
V _{0L} , V _{0R} V _{12L} , V _{12R} V _{43L} , V _{43R} V _{5L} , V _{5R}	Bias power supply pins for LCD drive voltage • Normally use the bias voltages set by a resistor divider. • Ensure that voltages are set such that $V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$. • V_{iL} and V_{iR} (i = 0, 12, 43, 5) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.
DI7-DI0	Input pins for display data • In 4-bit parallel input mode, input data into the 4 pins, DI3-DI0. Connect DI7-DI4 to VSS or VDD. • In 8-bit parallel input mode, input data into the 8 pins, DI7-DI0. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
XCK	Clock input pin for taking display data • Data is read at the falling edge of the clock pulse.
LP	Latch pulse input pin for display data • Data is latched at the falling edge of the clock pulse.
L/R	Input pin for selecting the reading direction of display data • When set to VSS level "L", data is read sequentially from Y₂₄₀ to Y₁. • When set to VDD level "H", data is read sequentially from Y₁ to Y₂₄₀. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
$\overline{\text{DISPOFF}}$	Control input pin for output of non-select level • The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. • When set to VSS level "L", the LCD drive output pins (Y₁-Y₂₄₀) are set to level V₅. • When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of $\overline{\text{DISPOFF}}$. When the $\overline{\text{DISPOFF}}$ function is canceled, the driver outputs non-select level (V₁₂ or V₄₃), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if $\overline{\text{DISPOFF}}$ removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly. • Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

SYMBOL	FUNCTION
FR	AC signal input pin for LCD drive waveform - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. - Normally it inputs a frame inversion signal. - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. - Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
MD	Mode selection pin - When set to V_{SS} level "L", 8-bit parallel input mode is set. - When set to V_{DD} level "H", 4-bit parallel input mode is set. - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
S/C	Segment mode/common mode selection pin When set to V_{DD} level "H", segment mode is set.
EIO ₁ , EIO ₂	Input/output pins for chip selection - When L/R input is at V_{SS} level "L", EIO₁ is set for output, and EIO₂ is set for input. - When L/R input is at V_{DD} level "H", EIO₁ is set for input, and EIO₂ is set for output. - During output, set to "H" while $LP \cdot \overline{XCK}$ is "H" and after 240 bits of data have been read, set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". - During input, the chip is selected while EI is set to "L" after the LP signal is input. The chip is non-selected after 240 bits of data have been read.
TEST ₁ TEST ₂	Test mode selection pins During normal operation, fix to V_{SS} level "L".
Y ₁ -Y ₂₄₀	LCD drive output pins - Corresponding directly to each bit of the data latch, one level (V₀, V₁₂, V₄₃, or V₅) is selected and output. - Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

(Common mode)

SYMBOL	FUNCTION
V _{DD}	Logic system power supply pin, connected to +2.5 to +5.5 V.
V _{SS}	Ground pin, connected to 0 V.
V _{0L} , V _{0R} V _{12L} , V _{12R} V _{43L} , V _{43R} V _{5L} , V _{5R}	Bias power supply pins for LCD drive voltage • Normally use the bias voltages set by a resistor divider. • Ensure that voltages are set such that $V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$. • V_{iL} and V_{iR} (i = 0, 12, 43, 5) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.
EIO ₁	Shift data input/output pin for bi-directional shift register • Output pin when L/R is at V_{SS} level "L", input pin when L/R is at V_{DD} level "H". • When L/R = H, EIO₁ is used as input pin, it will be pulled down. • When L/R = L, EIO₁ is used as output pin, it won't be pulled down. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
EIO ₂	Shift data input/output pin for bi-directional shift register • Input pin when L/R is at V_{SS} level "L", output pin when L/R is at V_{DD} level "H". • When L/R = L, EIO₂ is used as input pin, it will be pulled down. • When L/R = H, EIO₂ is used as output pin, it won't be pulled down. • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
LP	Shift clock pulse input pin for bi-directional shift register • Data is shifted at the falling edge of the clock pulse.
L/R	Input pin for selecting the shift direction of bi-directional shift register • Data is shifted from Y₂₄₀ to Y₁ when set to V_{SS} level "L", and data is shifted from Y₁ to Y₂₄₀ when set to V_{DD} level "H". • Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
$\overline{\text{DISPOFF}}$	Control input pin for output of non-select level • The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. • When set to V_{SS} level "L", the LCD drive output pins (Y₁-Y₂₄₀) are set to level V₅. • When set to "L", the contents of the shift register are reset to not reading data. When the $\overline{\text{DISPOFF}}$ function is canceled, the driver outputs non-select level (V₁₂ or V₄₃), and the shift data is read at the next falling edge of the LP. At that time, if $\overline{\text{DISPOFF}}$ removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. • Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

SYMBOL	FUNCTION
FR	AC signal input pin for LCD drive waveform - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. - Normally it inputs a frame inversion signal. - The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. - Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
MD	Mode selection pin - When set to V_{SS} level "L", single mode operation is selected; when set to V_{DD} level "H", dual mode operation is selected. - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
DI7	Dual mode data input pin - According to the data shift direction of the data shift register, data can be input starting from the 121st bit. - When the chip is used in dual mode, DI7 will be pulled down. - When the chip is used in single mode, DI7 won't be pulled down. - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
S/C	Segment mode/common mode selection pin When set to V_{SS} level "L", common mode is set.
DI6-DI0	Not used Connect DI6-DI0 to V_{SS} or V_{DD}, avoiding floating.
XCK	Not used XCK is pulled down in common mode, so connect to V_{SS} or open.
TEST1 TEST2	Test mode selection pins During normal operation, fix to V_{SS} level "L".
Y1-Y240	LCD drive output pins - Corresponding directly to each bit of the shift register, one level (V₀, V₁₂, V₄₃, or V₅) is selected and output. - Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

Functional Operations

TRUTH TABLE

(Segment Mode)

FR	LATCH DATA	$\overline{\text{DISPOFF}}$	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y240)
L	L	H	V ₄₃
L	H	H	V ₅
H	L	H	V ₁₂
H	H	H	V ₀
X	X	L	V ₅

(Common Mode)

FR	LATCH DATA	$\overline{\text{DISPOFF}}$	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y240)
L	L	H	V ₄₃
L	H	H	V ₀
H	L	H	V ₁₂
H	H	H	V ₅
X	X	L	V ₅

NOTES :

- $V_{SS} \leq V_5 < V_{43} < V_{12} < V_0$, L : V_{SS} (0 V), H : V_{DD} (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supply regular voltage which is assigned by specification for each power pin.

RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(Segment Mode)

(a) 4-bit Parallel Input Mode

MD	L/R	EIO ₁	EIO ₂	DATA INPUT	NUMBER OF CLOCKS						
					60 CLOCK	59 CLOCK	58 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
H	L	Output	Input	DI ₀	Y ₁	Y ₅	Y ₉	...	Y ₂₂₉	Y ₂₃₃	Y ₂₃₇
				DI ₁	Y ₂	Y ₆	Y ₁₀	...	Y ₂₃₀	Y ₂₃₄	Y ₂₃₈
				DI ₂	Y ₃	Y ₇	Y ₁₁	...	Y ₂₃₁	Y ₂₃₅	Y ₂₃₉
				DI ₃	Y ₄	Y ₈	Y ₁₂	...	Y ₂₃₂	Y ₂₃₆	Y ₂₄₀
H	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₃₆	Y ₂₃₂	...	Y ₁₂	Y ₈	Y ₄
				DI ₁	Y ₂₃₉	Y ₂₃₅	Y ₂₃₁	...	Y ₁₁	Y ₇	Y ₃
				DI ₂	Y ₂₃₈	Y ₂₃₄	Y ₂₃₀	...	Y ₁₀	Y ₆	Y ₂
				DI ₃	Y ₂₃₇	Y ₂₃₃	Y ₂₂₉	...	Y ₉	Y ₅	Y ₁

(b) 8-bit Parallel Input Mode

MD	L/R	EIO ₁	EIO ₂	DATA INPUT	NUMBER OF CLOCKS						
					30 CLOCK	29 CLOCK	28 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
L	L	Output	Input	DI ₀	Y ₁	Y ₉	Y ₁₇	...	Y ₂₁₇	Y ₂₂₅	Y ₂₃₃
				DI ₁	Y ₂	Y ₁₀	Y ₁₈	...	Y ₂₁₈	Y ₂₂₆	Y ₂₃₄
				DI ₂	Y ₃	Y ₁₁	Y ₁₉	...	Y ₂₁₉	Y ₂₂₇	Y ₂₃₅
				DI ₃	Y ₄	Y ₁₂	Y ₂₀	...	Y ₂₂₀	Y ₂₂₈	Y ₂₃₆
				DI ₄	Y ₅	Y ₁₃	Y ₂₁	...	Y ₂₂₁	Y ₂₂₉	Y ₂₃₇
				DI ₅	Y ₆	Y ₁₄	Y ₂₂	...	Y ₂₂₂	Y ₂₃₀	Y ₂₃₈
				DI ₆	Y ₇	Y ₁₅	Y ₂₃	...	Y ₂₂₃	Y ₂₃₁	Y ₂₃₉
				DI ₇	Y ₈	Y ₁₆	Y ₂₄	...	Y ₂₂₄	Y ₂₃₂	Y ₂₄₀
L	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₃₂	Y ₂₂₄	...	Y ₂₄	Y ₁₆	Y ₈
				DI ₁	Y ₂₃₉	Y ₂₃₁	Y ₂₂₃	...	Y ₂₃	Y ₁₅	Y ₇
				DI ₂	Y ₂₃₈	Y ₂₃₀	Y ₂₂₂	...	Y ₂₂	Y ₁₄	Y ₆
				DI ₃	Y ₂₃₇	Y ₂₂₉	Y ₂₂₁	...	Y ₂₁	Y ₁₃	Y ₅
				DI ₄	Y ₂₃₆	Y ₂₂₈	Y ₂₂₀	...	Y ₂₀	Y ₁₂	Y ₄
				DI ₅	Y ₂₃₅	Y ₂₂₇	Y ₂₁₉	...	Y ₁₉	Y ₁₁	Y ₃
				DI ₆	Y ₂₃₄	Y ₂₂₆	Y ₂₁₈	...	Y ₁₈	Y ₁₀	Y ₂
				DI ₇	Y ₂₃₃	Y ₂₂₅	Y ₂₁₇	...	Y ₁₇	Y ₉	Y ₁

(Common Mode)


MD	L/R	DATA TRANSFER DIRECTION	EIO ₁	EIO ₂	DI ₇
L (Single)	L	Y ₂₄₀ → Y ₁	Output	Input	X
	H	Y ₁ → Y ₂₄₀	Input	Output	X
H (Dual)	L	Y ₂₄₀ → Y ₁₂₁ Y ₁₂₀ → Y ₁	Output	Input	Input
	H	Y ₁ → Y ₁₂₀ Y ₁₂₁ → Y ₂₄₀	Input	Output	Input

NOTES :


- L : V_{SS} (0 V), H : V_{DD} (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS


(a) When L/R = "L"



(b) When L/R = "H"



TIMING CHART OF 4-DEVICE CASCADE CONNECTION OF SEGMENT DRIVERS




* $n = 60$ in 4-bit parallel input mode.


$n = 30$ in 8-bit parallel input mode.

CONNECTION EXAMPLES FOR PLURAL COMMON DRIVERS

(a) Single Mode (L/R = "L")



(b) Single Mode (L/R = "H")



PRECAUTIONS


Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V_0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on $\overline{\text{DISPOFF}}$ function. After that, cancel the $\overline{\text{DISPOFF}}$ function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V_5 on $\overline{\text{DISPOFF}}$ function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V _{DD}	V _{DD}	−0.3 to +7.0	V	1, 2
Supply voltage (2)	V ₀	V _{0L} , V _{0R}	−0.3 to +45.0	V	
	V ₁₂	V _{12L} , V _{12R}	−0.3 to V ₀ + 0.3	V	
	V ₄₃	V _{43L} , V _{43R}	−0.3 to V ₀ + 0.3	V	
	V ₅	V _{5L} , V _{5R}	−0.3 to V ₀ + 0.3	V	
Input voltage	V _I	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, $\overline{\text{DISPOFF}}$, TEST1, TEST2	−0.3 to V _{DD} + 0.3	V	
Storage temperature	T _{STG}		−45 to +125	°C	

NOTES :

1. T_A = +25 °C
2. The maximum applicable voltage on any pin with respect to V_{SS} (0 V).

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V _{DD}	V _{DD}	+2.5		+5.5	V	1, 2
Supply voltage (2)	V ₀	V _{0L} , V _{0R}	+15.0		+42.0	V	
Operating temperature	T _{OPR}		−20		+85	°C	

NOTES :

1. The applicable voltage on any pin with respect to V_{SS} (0 V).
2. Ensure that voltages are set such that V_{SS} ≤ V₅ < V₄₃ < V₁₂ < V₀.

ELECTRICAL CHARACTERISTICS

DC Characteristics

(Segment Mode) ($V_{SS} = V_S = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+5.5\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V_{IL}		DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, $\overline{\text{DISPOFF}}$			$0.2V_{DD}$	V	
Input "High" voltage	V_{IH}			$0.8V_{DD}$			V	
Output "Low" voltage	V_{OL}	$I_{OL} = +0.4\text{ mA}$	EIO1, EIO2			+0.4	V	
Output "High" voltage	V_{OH}	$I_{OH} = -0.4\text{ mA}$		$V_{DD} - 0.4$			V	
Input leakage current	I_{LIL}	$V_I = V_{SS}$	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, $\overline{\text{DISPOFF}}$			-10.0	μA	
	I_{LIH}	$V_I = V_{DD}$				+10.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5\text{ V}$	Y1-Y240		1.0	1.5	k Ω	
		$V_0 = 40\text{ V}$			1.5	2.0		
		$V_0 = 30\text{ V}$			2.0	2.5		
Standby current	I_{STB}		V_{SS}			75.0	μA	1
Supply current (1) (Non-selection)	I_{DD1}		V_{DD}			2.0	mA	2
Supply current (2) (Selection)	I_{DD2}		V_{DD}			12.0	mA	3
Supply current (3)	I_0		V_{0L} , V_{0R}			1.5	mA	4

NOTES :

- $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $V_I = V_{SS}$.
- $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $f_{XCK} = 20\text{ MHz}$, no-load,
 $EI = V_{DD}$.
The input data is turned over by data taking clock (4-bit parallel input mode).
- $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $f_{XCK} = 20\text{ MHz}$, no-load,
 $EI = V_{SS}$.
The input data is turned over by data taking clock (4-bit parallel input mode).
- $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $f_{XCK} = 20\text{ MHz}$,
 $f_{LP} = 41.6\text{ kHz}$, $f_{FR} = 80\text{ Hz}$, no-load.
The input data is turned over by data taking clock (4-bit parallel input mode).

(Common Mode) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+5.5\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V_{IL}		DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, $\overline{\text{DISPOFF}}$			$0.2V_{DD}$	V	
Input "High" voltage	V_{IH}			$0.8V_{DD}$			V	
Output "Low" voltage	V_{OL}	$I_{OL} = +0.4\text{ mA}$	EIO1, EIO2			+0.4	V	
Output "High" voltage	V_{OH}	$I_{OH} = -0.4\text{ mA}$		$V_{DD} - 0.4$			V	
Input leakage current	I_{LIL}	$V_I = V_{SS}$	DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, $\overline{\text{DISPOFF}}$			-10.0	μA	
	I_{LIH}	$V_I = V_{DD}$	DI6-DI0, LP, L/R, FR, MD, S/C, $\overline{\text{DISPOFF}}$			+10.0	μA	
Input pull-down current	I_{PD}	$V_I = V_{DD}$	DI7, XCK, EIO1, EIO2			100.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5\text{ V}$	Y1-Y240		1.0	1.5	$\text{k}\Omega$	
					1.5	2.0		
					2.0	2.5		
Standby current	I_{STB}		V_{SS}			75.0	μA	1
Supply current (1)	I_{DD}		V_{DD}			120.0	μA	2
Supply current (2)	I_0		V_{0L} , V_{0R}			240.0	μA	2

NOTES :

1. $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $V_I = V_{SS}$
2. $V_{DD} = +5.0\text{ V}$, $V_0 = +42.0\text{ V}$, $f_{LP} = 41.6\text{ kHz}$, $f_{FR} = 80\text{ Hz}$, 1/480 duty operation, no-load.

AC Characteristics(Segment Mode 1) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +5.0 \pm 0.5\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	$t_R, t_F \leq 10\text{ ns}$	50			ns	1
Shift clock "H" pulse width	twCKH		15			ns	
Shift clock "L" pulse width	twCKL		15			ns	
Data setup time	tDS		10			ns	
Data hold time	tDH		12			ns	
Latch pulse "H" pulse width	twLPH		15			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		30			ns	
Latch pulse rise to shift clock rise time	tLS		25			ns	
Latch pulse fall to shift clock fall time	tLH		25			ns	
Enable setup time	tS		10			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
$\overline{\text{DISPOFF}}$ removal time	tSD		100			ns	
$\overline{\text{DISPOFF}}$ "L" pulse width	twDL		1.2			μs	
Output delay time (1)	tD	$C_L = 15\text{ pF}$			30	ns	
Output delay time (2)	tPD1, tPD2	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	tPD3	$C_L = 15\text{ pF}$			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. $(twCK - twCKH - twCKL)/2$ is maximum in the case of high speed operation.

(Segment Mode 2) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +3.0\text{ to }+4.5\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	$t_R, t_F \leq 10\text{ ns}$	66			ns	1
Shift clock "H" pulse width	twCKH		23			ns	
Shift clock "L" pulse width	twCKL		23			ns	
Data setup time	tDS		15			ns	
Data hold time	tDH		23			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		50			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	tLH		30			ns	
Enable setup time	ts		15			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
DISPOFF removal time	tSD		100			ns	
DISPOFF "L" pulse width	twDL		1.2			μs	
Output delay time (1)	tD	$C_L = 15\text{ pF}$			41	ns	
Output delay time (2)	tPD1, tPD2	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	tPD3	$C_L = 15\text{ pF}$			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. $(twCK - twCKH - twCKL)/2$ is maximum in the case of high speed operation.

(Segment Mode 3) ($V_{SS} = V_5 = 0\text{ V}$, $V_{DD} = +2.5\text{ to }+3.0\text{ V}$, $V_0 = +15.0\text{ to }+42.0\text{ V}$, $T_{OPR} = -20\text{ to }+85\text{ }^{\circ}\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	$t_R, t_F \leq 10\text{ ns}$	82			ns	1
Shift clock "H" pulse width	twCKH		28			ns	
Shift clock "L" pulse width	twCKL		28			ns	
Data setup time	tDS		20			ns	
Data hold time	tDH		23			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		65			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	tLH		30			ns	
Enable setup time	ts		15			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
DISPOFF removal time	tSD		100			ns	
DISPOFF "L" pulse width	twDL		1.2			μs	
Output delay time (1)	tD	$C_L = 15\text{ pF}$			57	ns	
Output delay time (2)	tpD1, tpD2	$C_L = 15\text{ pF}$			1.2	μs	
Output delay time (3)	tpD3	$C_L = 15\text{ pF}$			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. $(twCK - twCKH - twCKL)/2$ is maximum in the case of high speed operation.

Timing Chart of Segment Mode




Fig. 6 Timing Characteristics (1)




Fig. 7 Timing Characteristics (2)





Fig. 8 Timing Characteristics (3)


(Common Mode) ($V_{SS} = V_5 = 0$ V, $V_{DD} = +2.5$ to $+5.5$ V, $V_0 = +15.0$ to $+42.0$ V, $T_{OPR} = -20$ to $+85$ °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	twLP	$t_R, t_F \leq 20$ ns	250			ns
Shift clock "H" pulse width	twLPH	$V_{DD} = +5.0 \pm 0.5$ V	15			ns
		$V_{DD} = +2.5$ to $+4.5$ V	30			ns
Data setup time	tsu		30			ns
Data hold time	tH		50			ns
Input signal rise time	tR				50	ns
Input signal fall time	tF				50	ns
DISPOFF removal time	tsd		100			ns
DISPOFF "L" pulse width	twDL		1.2			μs
Output delay time (1)	tDL	$C_L = 15$ pF			200	ns
Output delay time (2)	tPD1, tPD2	$C_L = 15$ pF			1.2	μs
Output delay time (3)	tPD3	$C_L = 15$ pF			1.2	μs

Timing Chart of Common Mode




SYSTEM CONFIGURATION EXAMPLE




PACKAGES

(Unit : mm)



UPILEX is a trademark of UBE INDUSTRIES, LTD..

LH1562F4



● Tape Material

Substrate	UPILEX S75
Adhesive	#7100
Cu foil thickness	USLP 18 μm
Solder resist	Polyimide SSF

● Tape Specification

Tape width	70 mm
Tape type	Wide
Perforation pitch	6 pitches