Data Sheet No. PD60206\_B

Product Summarv

 $V_{_{CC\,(max)}}$ 

V<sub>offset(max)</sub>

High/low side

output freq (f<sub>osc</sub>)

width matching

Output Current (I<sub>0</sub>)

High/low side pulse

## International **IOR** Rectifier

## IR2085S

25V

100Vdc

500kHz

+/-1.0A(typ.)

+/- 25ns

### HIGH SPEED, 100V, SELF OSCILLATING 50% DUTY CYCLE, HALF-BRIDGE DRIVER

#### Features

- Simple primary side control solution to enable half-bridge DC-Bus Converters for 48V distributed systems with reduced component count and board space.
- Integrated 50% duty cycle oscillator & half-bridge driver IC in a single SO-8 package
- Programmable switching frequency with up to 500kHz max per channel
- +/- 1A drive current capability optimized for low charge MOSFETs
- Adjustable dead-time 50nsec 200nsec
- Floating channel designed for bootstrap operation up to +100Vdc
- High and low side pulse width matching to +/- 25nsec
- Adjustable overcurrent protection
- Undervoltage lockout and internal soft start


#### Description

# The IR2085S is a self oscillating half-bridge driver IC with 50% duty cycle ideally suited for 36V-75V half-bridge DC-bus converters. This product is also suitable for push-pull converters without restriction on input voltage.

Each channel frequency is equal to  $f_{_{osc}}$ , where  $f_{_{osc}}$  can be set by selecting  $R_{_{T}}\&C_{_{T}}$ , where  $f_{_{osc}}\approx 1/(2^{*}R_{_{T}}.C_{_{T}})$ . Dead-time can be controlled through proper selection of  $C_{_{T}}$  and can


range from 50 to 200nsec. Internal soft-start increases the pulse width during power up and maintains pulse width matching for the high and low outputs throughout the start up cycle. The IR2085S initiates a soft start at power up and after every overcurrent condition. Undervoltage lockout prevents operation if  $V_{cc}$  is less than 7.5Vdc.

### **Simplified Circuit Diagram**



www.irf.com

#### Package



#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. All currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
Vb	High side floating supply voltage	-0.3	150	
V <sub>CC</sub>	Low side supply voltage	_	25	
Vs	High side floating supply offset voltage	V <sub>b</sub> - 25	V <sub>b</sub> + 0.3	
V <sub>HO</sub>	High side floating output voltage	V <sub>b</sub> - 0.3	V <sub>b</sub> + 0.3	V
V <sub>LO</sub>	Low side output voltage	-0.3	V <sub>CC</sub> + 0.3	
OSC	OSC pin voltage	-0.3	V <sub>CC</sub> + 0.3	
V <sub>CS</sub>	Cs pin voltage	-0.3	V <sub>CC</sub> + 0.3	
dV <sub>S</sub> /dt	Allowable offset voltage slew rate	-50	+50	V/ns
ICC	Supply current	—	20	mA
PD	Package power dissipation	_	1.0	W
RthJA	Thermal resistance, junction to ambient	—	200	°C/W
TJ	Junction temperature	-55	150	
Τ <sub>S</sub>	Storage temperature	-55	150	°C
TL	Lead temperature (soldering, 10 seconds)	_	300	

#### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units
Vb	High side floating supply voltage	V <sub>dd</sub> -0.7	15	
VS	Steady state high side floating supply offset voltage	-5	100	Vdc
V <sub>CC</sub>	Supply voltage	10	15	
ICC	Supply current (Note 2)	_	5	mA
R <sub>T</sub>	Timing resistor	10	100	KΩ
CT	Timing capacitor	47	1000	pF
fosc(max)	Operating frequency (per channel)	_	500	KHz
TJ	Junction temperature	-40	125	°C

Note1: Care should be taken to avoid output switching conditions where the Vs node flies inductively below ground by more than 5V.

## $\label{eq:bias} \begin{array}{l} \mbox{Dynamic Electrical Characteristics} \\ \mbox{VBIAS (V_{CC}, V_{BS}) = 12V, C_{LOAD} = 1000 \ p\text{F}, \mbox{ and } T_A = 25^{\circ}\text{C} \ unless \ otherwise \ specified.} \end{array}$


Symbol	Definition	Min.	Тур.	Max.	Units	<b>Test Conditions</b>	
tr	Turn-on rise time	—	40	60		)/- 0)/	
tf	Turn-off fall time	—	20	30	nsec	$V_{S} = 0V$	
fosc	Per channel output frequency	500	—	_	KHz	C <sub>T</sub> =100pF,	
tdt	High/low output dead time	50	—	_		R <sub>T</sub> =10Kohm	
tdcs	Overcurrent shut down delay	—	200	_	nsec	pulse on CS	
PM	High/low pulse width mismatch	-25	_	25		$V_{S} = 0V \sim 100V$	

### **Static Electrical Characteristics**

 $V_{BIAS}~(V_{CC},~V_{BS})$  = 12V,  $C_{LOAD}$  = 1000 pF and  $T_A$  = 25°C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V <sub>OH</sub>	High level output voltage, (V <sub>BIAS</sub> - V <sub>O</sub> )	—	_	1.5		
V <sub>OL</sub>	Low level output voltage	—	—	0.1	V	
lleak	Offset supply leakage current	—	_	50		
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	—	—	150	μA	
IQCC	Quiescent V <sub>CC</sub> supply current	_	_	1.5	mA	
V <sub>CS+</sub>	Overcurrent shutdown threshold	250	300	350	mV	
V <sub>CS-</sub>	Overcurrent shutdown threshold	150	200	250	mV	
U <sub>VCC+</sub>	Undervoltage positive going threshold	6.8	7.3	7.8		
U <sub>VCC-</sub>	Undervoltage negative going threshold	6.3	6.8	7.3	v	
U <sub>VBS+</sub>	High side undervoltage positive going threshold	6.8	7.3	7.8		
U <sub>VBS-</sub>	High side undervoltage negative going threshold	6.3	6.8	7.3		
I <sub>O+</sub>	Output high short circuit current	_	1.0	—	Α	
IO-	Output low short circuit current	_	1.0	—		

Internationa IOR Rectifier



## **Functional Block Diagrams**

Lead	Defin	itions

Lead Definitions		Lead Assignments					
Symbol	Description			$\overline{\mathbb{C}}$		]	
VCC	Logic supply	1	cs	_	Vb	8	
GND	Logic supply return	]					
Vb	High side floating supply	2	OSC	SS	но	7	
Vs	Floating supply return	. 3	GND	R2085S	vs	6	
HO	High side output	5	GIAD	R	10		
LO	Low side output	4	LO		vcc	5	
CS	Current sense input	]	10		100		
OSC	Oscillator pin					J	

www.irf.com

### International **ISR** Rectifier





Fig. 1 Typical Output Frequency (-25°C to 125°C)






Fig. 3 Typical Dead Time vs Temperature

www.irf.com

#### **Pin descriptions**

**CS:** The input pin to the overcurrent comparator. Exceeding the overcurrent threshold value specified in static electrical parameters section will terminate the output pulses and start a new soft-start cycle as soon as the voltage on the pin reduces below the threshold value.

**OSC:** The oscillator-programming pin. Only two components are required to program the oscillator frequency, a resistor (tied to the  $V_{cc}$  and CS pins), and a capacitor (tied to the CS and GND pins). The approximate oscillator frequency is determined by the following simple formula:

$$f_{osc} = 1/(2^*R_T.C_T)$$

Where  $f_{osc}$  frequency is in hertz (Hz),  $R_{\tau}$  resistance in ohms ( $\Omega$ ) and  $C_{\tau}$  capacitance in farads (F). The recommended range for the timing resistor is between 10kW and 100kW and the recommended range for the timing capacitor is between 47pF and 470pF. It is not recommended to use timing resistors less than 10k $\Omega$ .

For best performance, keep the timing component placement as close as possible to the IR2085S. It is recommended to separate the ground and  $V_{cc}$  traces to the timing components.

**GND:** Signal ground and power ground for all functions. Due to high current and high frequency operation, a low impedance circuit board ground plane is highly recommended.

**HO, LO:** High side and low side gate drive pins. The high and low side drivers can be used to drive the gate of a power MOSFET directly, without external buffers. The drivers are capable of 1.2A peak source and sink currents. It is recommended that the high and low side drive pins should be located very close to the gates of the high side and low side MOSFETs to prevent any delay and distortion of the drive signals. The power MOSFETs should be low charge to prevent any shoot through current.

 $V_b$ : The high side power input connection. The high side supply is derived from a bootstrap circuit using a low-leakage schottky diode and a ceramic capacitor. To prevent noise, the schottky diode and bypass capacitor should be located very close to the IR2085S and separated  $V_{cc}$  traces are recommended.

 $\mathbf{V_s}$ : The high side power return connection.  $\mathbf{V_s}$  should be connected directly to the source terminal of the high side MOSFET with the trace as short as possible.

 $\mathbf{V}_{cc}$ : The IC bias input connection for the device. Although the quiescent  $V_{cc}$  current is very low, total supply current will be higher, depending on the MOSFET gate charge connected to the HO and LO pins, and the programmed oscillator frequency. Total  $V_{cc}$  current is the sum of quiescent  $V_{cc}$  current and the average current at HO and LO. Knowing the operating frequency and the MOSFET gate charge ( $\mathbf{Q}_{g}$ ), the average current can be calculated from:

$$I_{ave} = Q_G X f_{osc}$$

To prevent noise problems, a bypass ceramic capacitor connected to  $V_{\rm cc}$  and GND should be placed as close as possible to the IR2085S.

The IR2085S has an under voltage lockout feature for the IC bias supply,  $V_{cc}$ . The minimum voltage required on  $V_{cc}$  to make sure that the IC will work within specifications is 9.5V. Asymmetrical gate signals on HO and LO pins are expected when  $V_{cc}$  is between 7.5V and 8.5V.

#### **Application Information**

A 220 kHz half-bridge application circuit with full wave synchronous rectification is shown in figure 4. On the primary side, the IR2085S drives two IRF7493 - next generation low charge power MOSFETs. The primary side bias is obtained through a linear regulator from the input voltage for start-up, and then from the transformer in steady state. The IRF7380, a dual 80V power MOSFET in an SO8 package is used for the primary side bias function. Two IRF6603 - novel DirectFET

## International

power MOSFETs are used on the secondary side in a self-driven synchronous rectification topology. DirectFETs practically eliminate MOSFET packaging resistance, which maximizes circuit efficiency. The DirectFET construction includes a copper "clip" across the backside of the silicon, which enables top-sided cooling and improved thermal performance. The DirectFET gate drive voltage is clamped to an optimum value of 7.5V with the IRF9956 dual SO-8 MOSFET. The secondary side bias scheme is designed to allow outputs of two bus converters to be connected in parallel, while operating from different input voltages, and also to allow continuing output current if one of the two input sources is shorted or disconnected. Two ferrite cores are used for the transformer and inductor. The transformer core is a PQ20/16 (3F3) with 3:1 turns ratio and 1mil gap. The inductor core is an E14/3.5/5 (3F3) with one turn and a 5mil gap. The PCB has eight layers, with two layers for primary windings that are connected in parallel and each has three turns. Four layers are used for the secondary windings. Each layer has one turn and two layers are connected in parallel to get two sets of secondary windings. 4 oz Cu PCB is recommended for the primary and secondary windings. Each primary side winding is placed between the two sets of the secondary windings to balance the secondary side current.





Figure 4 – IR2085S DC Bus converter reference design.

## International

#### **Case outline**



# International

This product has been designed and qualified for the industrial market. Qualification Standards can be found on IR's Web Site http://www.irf.com/. Data and specifications subject to change without notice WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105 9/5/2003.

www.irf.com