

Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER


#### GENERAL DESCRIPTION



The ICS86953I-147 is a low voltage, low skew 1-to-9 Differential-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClock™ family of High Performance Clock Solutions from ICS. The PCLK, nPCLK pair can accept most stan-

dard differential input levels. With output frequencies up to 175MHz, the ICS86953I-147 is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS86953I-147 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

#### PIN ASSIGNMENT




32-Lead LQFP 7mm x 7mm x 1.4mm package body Y package Top View

#### **F**EATURES

- 9 single ended LVCMOS/LVTTL outputs; (8) clocks, (1) feedback
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, CML, SSTL
- Maximum output frequency: PLL Mode, 175MHz
- VCO range: 250MHz to 700MHz
- Output skew: 75ps (maximum)
- Cycle-to-cycle jitter: 50ps (maximum)
- Static phase offset: 90ps ± 110ps
- · 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Pin compatible to the MPC953

## **BLOCK DIAGRAM**



## Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	FB_CLK	Input	Pullup	Feedback clock input. LVCMOS / LVTTL interface levels.
3, 4, 5, 6	nc	Unused		No connect.
7, 13, 17, 21, 25, 29	GND	Power		Power supply ground.
8	PCLK	Input	Pullup	Non-inverting LVPECL differential clock input.
9	nPCLK	Input	Pullup/ Pulldown	Inverting LVPECL differential clock input. Internally biased to $V_{\rm DDO}/2$ .
10	MR/nOE	Input	Pulldown	Active HIGH Master Reset. Active LOW output enable. When logic High, the internal dividers are reset and the outputs are tri-stated (HiZ). When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
11, 15, 19, 23, 27	$V_{_{\mathrm{DDO}}}$	Power		Output supply pins.
12, 14, 16, 18, 20, 22, 24, 26	Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Clock outputs. LVCMOS / LVTTL interface levels. $14\Omega$ typical output impedance.
28	QFB	Output		Feedback clock output. LVCMOS / LVTTL interface levels. $14\Omega$ typical output impedance.
30	PLL_SEL	Input	Pullup	Selects VCO when HIGH. When LOW, selects PCLK, nPCLK. LVCMOS / LVTTL interface levels.
31	nBYPASS	Input	Pullup	Selects PLL when HIGH. When LOW, in Bypass mode.
32	VCO_SEL	Input	Pullup	Selects VCO ÷2 when HIGH. Selects VCO ÷1 when LOW. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DDA}$ , $V_{DDO} = 3.465V$	5	7	12	pF
R <sub>out</sub>	Output Impedance			14		Ω

TABLE 3A. OUTPUT CONTROL PIN FUNCTION TABLE

Input	Outputs		
MR/nOE	QFB, Q0:Q7		
1	HiZ		
0	Enabled		

TABLE 3B. PROGRAMMABLE OUTPUT FREQUENCY FUNCTION TABLE

	Inputs		Operation	Outputs
Bypass	PLL_SEL	VCO_SEL	Operation	QFB, Q0:Q7
0	Х	Х	Test Mode: PLL and divider bypass	CLK
1	0	0	Test Mode: PLL bypass	CLK/4
1	0	1	Test Mode: PLL bypass	CLK/8
1	1	0	PLL Mode	VCO/4
1	1	1	PLL Mode	VCO/8



Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DDA</sub>	Analog Supply Current				20	mA
I <sub>DDO</sub>	Output Supply Current				75	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input	VCO_SEL, nBYPASS, PLL_SEL, MR/nOE		2		V <sub>DD</sub> + 0.3	V
IH	High Voltage	FB_CLK		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input	VCO_SEL, nBYPASS, PLL_SEL, MR/nOE		-0.3		0.8	V
IL IL	Low Voltage	FB_CLK		-0.3		1.3	V
I <sub>IN</sub>	Input Current					±120	μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -20mA	V <sub>DD</sub> - 0.6			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 20mA			0.6	V

NOTE: Outputs terminated with 50 $\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement section, "3.3V Output Load Test Circuit".

Table 4C. LVPECL DC Characteristics,  $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IN</sub>	Input Current				±120	μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for PCLK, nPCLK is  $V_{DD}$  + 0.3V.

Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

Table 5. PLL Input Reference Characteristics,  $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>REF</sub>	Input Reference Frequency				175	MHz

Table 6. AC Characteristics,  $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		PLL Mode	VCO_SEL = 1	31.25		87.5	MHz
f <sub>MAX</sub>	Output Frequency	PLL Mode	VCO_SEL = 0	62.50		175	MHz
		Bypass Mode				200	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	PCLK, nPCLK		2.5		4	ns
tsk(o)	Output Skew; NOTE 2, 4		Measured on rising edge at V <sub>DD</sub> /2			75	ps
tjitter(cc)	Cycle-to-Cycle Jitter; NOTE 5					50	ps
t(Ø)	Static Phase Offset; NOTE 3, 5			-20	90	200	ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Tim	ie	20% to 80%	100		700	ps
odc	Output Duty Cycle			47	50	53	%
t <sub>LOCK</sub>	PLL Lock Time					10	ms
t <sub>EN</sub>	Output Enable Time	; NOTE 4				6	ns
t <sub>DIS</sub>	Output Disable Time	; NOTE 4				7	ns

NOTE: Termination of  $50\Omega$  to  $V_{DD}/2$ . NOTE 1: Measured from the differential input crossing point to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\text{DDO}}/2$ .

NOTE 3: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.


NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-TO-9


## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

## PARAMETER MEASUREMENT INFORMATION







#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### CYCLE-TO-CYCLE JITTER




#### **OUTPUT SKEW**



#### **OUTPUT RISE/FALL TIME**



#### PROPAGATION DELAY



$$t$$
jit( $\emptyset$ ) =  $t(\emptyset)$  —  $t(\emptyset)$  mean = Phase Jitter

(where  $t(\mathcal{O})$  is any random sample, and  $t(\mathcal{O})$  mean is the average of the sampled cycles measured on controlled edges)

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

#### Phase Jitter & Static Phase Offset

## Low Skew, 1-to-9


## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS86953I-147 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DDA}}$  and  $V_{\text{DDO}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$  pin.




FIGURE 2. POWER SUPPLY FILTERING

Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### PCLK/nPCLK CLOCK INPUT INTERFACE

The PCLK/nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3D show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces sug-

gested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 3A. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 3B. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY AN SSTL IN DRIVER




FIGURE 3C. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS PCLK/NPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER

Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### LAYOUT GUIDELINE

The schematic of the ICS86953I-147 layout example is shown in *Figure 4A*. The ICS86953I-147 recommended PCB board layout for this example is shown in *Figure 4B*. This layout example is used as a general guideline. The layout in the actual system will

depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 4A. ICS86953I-147 LVCMOS ZERO DELAY BUFFER SCHEMATIC EXAMPLE

Low Skew, 1-TO-9

## DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

#### POWER AND GROUNDING

Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\tiny DDA}$  pin as possible.

#### **CLOCK TRACES AND TERMINATION**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the

trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The  $50\Omega$  output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The series termination resistors should be located as close to the driver pins as possible.




FIGURE 4B. PCB BOARD LAYOUT FOR ICS86953I-147

# Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

## **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$ 

#### $\theta_{AA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS86953I-147 is: 1758

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
2,412.01		BBA				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM			
N		32				
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D		9.00 BASIC				
D1		7.00 BASIC				
D2		5.60 Ref.				
E		9.00 BASIC				
E1		7.00 BASIC				
E2		5.60 Ref.				
е		0.80 BASIC				
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026



## Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS86953BYI-147	ICS6953BI147	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS86953BYIT-147	ICS6953BI147	32 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
	T1	2	Added Pullup/Pulldown to Pin 9.	
	T2	2	Pin Characteristics table - changed C <sub>IN</sub> limit from 4pF max. to 4pF typical.	
В			Added 5pF min. and 7pF typical to $\hat{C}_{PD}$ .	10/28/03
		7	Updated Figure 3C and 3D.	
		8 & 9	Added Layout Guideline and PCB Board layout.	
В	T2	2	Pin Characteristics Table - added ROUT row.	4/23/04