

April 1997

Features



- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- ON-Resistance 100Ω (Max)
- Low Power Consumption ($P_D < 1.2\text{mW}$)
- Fast Transition Time (300ns Max)
- Low Charge Injection
- TTL, CMOS Compatible
- Single or Split Supply Operation

Applications

- Battery Operated Systems
- Data Acquisition
- Medical Instrumentation
- Hi-Rel Systems
- Communication Systems
- Automatic Test Equipment


Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE | PKG. NO. |
|-------------|------------------|--------------|----------|
| DG406AK/883 | -55 to 125 | 28 Ld CERDIP | F28.6 |
| DG407AK/883 | -55 to 125 | 28 Ld CERDIP | F28.6 |




PinoutsDG406/883
(CERDIP)
TOP VIEWDG407/883
(CERDIP)
TOP VIEW

Functional Block Diagrams

DG406



DG407



DG406 TRUTH TABLE

| A ₃ | A ₂ | A ₁ | A ₀ | EN | ON SWITCH |
|----------------|----------------|----------------|----------------|----|-----------|
| X | X | X | X | 0 | None |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 2 |
| 0 | 0 | 1 | 0 | 1 | 3 |
| 0 | 0 | 1 | 1 | 1 | 4 |
| 0 | 1 | 0 | 0 | 1 | 5 |
| 0 | 1 | 0 | 1 | 1 | 6 |
| 0 | 1 | 1 | 0 | 1 | 7 |
| 0 | 1 | 1 | 1 | 1 | 8 |
| 1 | 0 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 1 | 1 | 10 |
| 1 | 0 | 1 | 0 | 1 | 11 |
| 1 | 0 | 1 | 1 | 1 | 12 |
| 1 | 1 | 0 | 0 | 1 | 13 |
| 1 | 1 | 0 | 1 | 1 | 14 |
| 1 | 1 | 1 | 0 | 1 | 15 |
| 1 | 1 | 1 | 1 | 1 | 16 |

DG407 TRUTH TABLE

| A ₂ | A ₁ | A ₀ | EN | ON SWITCH PAIR |
|----------------|----------------|----------------|----|----------------|
| X | X | X | 0 | None |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

Logic "0" = V_{AL} < 0.8V

Logic "1" = V_{AH} > 2.4V

X = Don't Care

Absolute Maximum Ratings

| | |
|-------------------------------------|------------------------------------------------------|
| Voltages Referenced to V- | |
| V+ | +44.0V |
| GND | 25V |
| Digital Inputs, V_S, V_D (Note 1) | (V-) -2V to (V+) +2V or 20mA, Whichever Occurs First |
| Current (Any Terminal) | 30mA |
| Peak Current, S or D | 100mA (Pulsed 1ms, 10% Duty Cycle Max) |

Thermal Information

| | | |
|--------------------------------------|--------------------------------------------------|-----------------------------------------------|
| Thermal Resistance (Typical, Note 2) | θ_{JA} ($^{\circ}\text{C}/\text{W}$) | θ_{JC} ($^{\circ}\text{C}/\text{W}$) |
| CERDIP Package | 55 | 12 |
| Maximum Junction Temperature | 150 $^{\circ}\text{C}$ | |
| Maximum Storage Temperature Range | -65 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$ | |

Operating Conditions

Temperature Range -55 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Signals on S_X, D_X or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

TABLE 1. DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Devices tested at $+V_{SUPPLY} = +15\text{V}$, $-V_{SUPPLY} = -15\text{V}$, $V_{AL} = 0.8\text{V}$, $V_{AH} = 2.4\text{V}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUB- GROUP | DEVICE TYPE | (NOTE 3) MIN | (NOTE 3) MAX | UNITS |
|------------------------------------|---------------------|---------------------------------------------------------------------------------------------|--------------------------|----------------|-----------------|-----------------|---------------|
| Drain-Source ON Resistance | $r_{DS(ON)}$ | $V_D = 10\text{V}, I_S = -10\text{mA}$ $V_D = -10\text{V}, IS = 10\text{mA}$ (Note 4) | 1, 3 | All | - | 90 | Ω |
| | | | 2 | All | - | 120 | Ω |
| Matching Between Channels | $\Delta r_{DS(ON)}$ | $r_{DS(ON)}$ Max - $r_{DS(ON)}$ Min (Note 3) | 1 | All | - | 15 | Ω |
| Source OFF Leakage Current | $I_{S(OFF)}$ | $V_{EN} = 0\text{V}, V_S = \pm 10\text{V}$, $V_D = \mp 10\text{V}$ | 1 | All | -0.5 | 0.5 | nA |
| | | | 2, 3 | All | -50 | 50 | nA |
| Drain OFF Leakage Current DG406 | $I_{D(OFF)}$ | $V_{EN} = 0\text{V}, V_S = \pm 10\text{V}$, $V_D = \mp 10\text{V}$ | 1 | DG406 | -1 | 1 | nA |
| | | | 2, 3 | | -200 | 200 | nA |
| | | | 1 | DG407 | -1 | 1 | nA |
| | | | 2, 3 | | -100 | 100 | nA |
| Drain ON Leakage Current DG406 | $I_{D(ON)}$ | $V_S = V_D = \pm 10\text{V}$ Sequence Each Switch ON (Note 4) | 1 | DG406 | -1 | 1 | nA |
| | | | 2, 3 | | -200 | 200 | nA |
| | | | 1 | DG407 | -1 | 1 | nA |
| | | | 2, 3 | | -100 | 100 | nA |
| Logic High Input Current | I_{AH} | $V_A = 2.4\text{V}, 15\text{V}$ | 1, 2, 3 | All | -1 | 1 | μA |
| Logic Low Input Current | I_{AL} | $V_{EN} = 0\text{V}, 2.4\text{V}, V_A = 0\text{V}$ | 1, 2, 3 | All | -1 | 1 | μA |
| Positive Supply Current | I_{CC} | $V_{EN} = 2.4\text{V}, V_A = 0\text{V}$ | 1 | All | - | 100 | μA |
| | | | 2, 3 | All | - | 500 | μA |
| Negative Supply Current | I_{EE} | | 1 | All | -1 | - | μA |
| | | | 2, 3 | All | -10 | - | μA |

TABLE 1. DC ELECTRICAL PERFORMANCE SPECIFICATIONS
 Devices tested at $+V_{SUPPLY} = +15V$, $-V_{SUPPLY} = -15V$, $V_{AL} = 0.8V$, $V_{AH} = 2.4V$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUB-GROUP | DEVICE TYPE | (NOTE 3) MIN | (NOTE 3) MAX | UNITS |
|--------------------------|---------------------|-----------------------------|----------------------|----------------|-----------------|-----------------|---------|
| Positive Standby Current | I_{CC} Standby | $V_{EN} = V_A = 0V$ or $5V$ | 1 | All | - | 30 | μA |
| | | | 2, 3 | All | - | 75 | μA |
| Negative Standby Current | I_{EE} Standby | | 1 | All | -1 | - | μA |
| | | | 2, 3 | All | -10 | - | μA |

NOTES:

3. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
4. Room = $25^{\circ}C$, Cold and Hot = as determined by the operating temperature suffix.

TABLE 1A. ELECTRICAL PERFORMANCE SPECIFICATIONS (SINGLE SUPPLY)
 Devices tested at $+V_{SUPPLY} = +12V$, $-V_{SUPPLY} = 0V$, $V_{AL} = 0.8V$, $V_{AH} = 2.4V$, Unless Otherwise Specified

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUB-GROUP | DEVICE TYPE | MIN | MAX | UNITS |
|-------------------------------|---------------|------------------------------------------------------|----------------------|----------------|-----|-----|----------|
| Drain-Source ON Resistance | $r_{DS(ON)}$ | $V_D = 3V$, $10V$ $I_S = -1mA$ | 1 | All | - | 120 | Ω |
| Positive Current | I_{CC} | $V_{EN} = 0V$ or $5V$, $V_A = 0V$ or $5V$ | 1 | All | - | 30 | μA |
| | | | 2, 3 | All | - | 75 | μA |
| Negative Current | I_{EE} | | 1 | All | -1 | - | μA |
| | | | 2, 3 | All | -5 | - | μA |
| Switching Time of Multiplexer | t_{TRANS} | $V_{S1} = 8V$, $V_{SS} = 0V$, $V_{IN} = 2.4V$ | 1 | All | - | 450 | ns |
| Enable Turn-ON Time | $t_{ON(EN)}$ | $V_{INH} = 2.4V$, $V_{INL} = 0V$, $V_{S1} = 5V$ | 1 | All | - | 600 | ns |
| Enable Turn-OFF Time | $t_{OFF(EN)}$ | | 1 | All | - | 300 | ns |

TABLE 2. AC ELECTRICAL PERFORMANCE SPECIFICATIONS
 Devices tested at $+V_{SUPPLY} = +15V$, $-V_{SUPPLY} = -15V$, $V_{AL} = 0.8V$, $V_{AH} = 2.4V$, Unless Otherwise Specified

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUB-GROUP | DEVICE TYPE | MIN | MAX | UNITS |
|------------------------------|---------------|----------------------------------------------------|----------------------|----------------|-----|-----|-------|
| Transition Time | t_{TRANS} | $C_L = 35pF$, $R_L = 300\Omega$, See Figure 1 | 9 | All | - | 300 | ns |
| | | | 10, 11 | All | - | 400 | ns |
| Enable Turn-ON Time | $t_{ON(EN)}$ | $C_L = 35pF$, $R_L = 300\Omega$, See Figure 2 | 9 | All | - | 200 | ns |
| | | | 10, 11 | All | - | 400 | ns |
| Enable Turn-OFF Time | $t_{OFF(EN)}$ | | 9 | All | - | 150 | ns |
| | | | 10, 11 | All | - | 300 | ns |
| Break Before Leakage Current | t_{OPEN} | $C_L = 35pF$, $R_L = 300\Omega$, See Figure 3 | 9 | All | 25 | - | ns |
| | | | 10, 11 | All | 10 | - | ns |

TABLE 3. DC ELECTRICAL PERFORMANCE SPECIFICATIONS
Devices tested at $+V_{SUPPLY} = +15V$, $-V_{SUPPLY} = -15V$, $V_{AL} = 0.8V$, $V_{AH} = 2.4V$, Unless Otherwise Specified

| PARAMETER | SYMBOL | CONDITIONS | NOTE | TEMP (°C) | MIN | TYP | MAX | UNITS |
|--------------------------------|------------|---------------------------------------------------------------------------------------------------|------|-----------|-----|-----|-----|-------|
| Off Isolation Time | V_{ISO} | $V_{EN} = 0V$, $R_L = 1K$, $f = 100kHz$, GEN = 1V _{P-P} Sine Wave, See Figure 5 | 5 | 25 | 50 | - | - | dB |
| Charge Transfer Error | V_{CTE} | $C_L = 10nF$, $V_S = 0V$, $R_S = 0\Omega$, See Figure 4 | 5 | 25 | - | - | 10 | mV |
| Crosstalk | V_{CT} | $R_L = 1K$, $f = 100kHz$, GEN = 1V _{P-P} Sine Wave, See Figure 5 | 5 | 25 | 50 | - | - | dB |
| Source OFF Capacitance | $C_S(OFF)$ | $V_{EN} = 0V$, $V_S = 0V$, $f = 1MHz$ | 65 | 25 | - | - | 10 | pF |
| Drain OFF Capacitance DG406 | $C_D(OFF)$ | $V_{EN} = 0V$, $V_D = 0V$, $f = 1MHz$ | 5 | 25 | - | - | 200 | pF |
| DG407 | | | 5 | 25 | - | - | 100 | pF |
| Drain ON Capacitance DG406 | $C_D(ON)$ | $V_{EN} = 0V$, $V_D = 0V$, $f = 1MHz$ | 5 | 25 | - | - | 400 | pF |
| DG407 | | | 5 | 25 | - | - | 200 | pF |

NOTE:

5. Parameters listed via process parameters and are not directly tested at final production. These parameters are lab characterized upon design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production rich reflect lot to lot and within lot variation.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

| MIL-STD-883 TEST REQUIREMENTS | SUBGROUPS (SEE TABLES 1 AND 2) |
|---------------------------------------------|--------------------------------|
| Interim Electrical Parameters (Pre Burn0In) | 1 |
| Final Electrical Test Parameters | 1 (Note 6), 2, 3, 9, 10, 11 |
| Group A Test Requirements | 1, 2, 3, 9, 10, 11 |
| Group C and D Endpoints | 1 |

NOTE:

6. PDA applied to Subgroup 1 only.

Test Circuits and Waveforms




FIGURE 1A.




FIGURE 1B.




FIGURE 1C.

FIGURE 1. TRANSITION TIME




FIGURE 2A.




FIGURE 2B.




FIGURE 2C.

FIGURE 2. ENABLE SWITCHING TIME

Test Circuits and Waveforms (Continued)




FIGURE 3A.




FIGURE 3B.

FIGURE 3. BREAK-BEFORE-MAKE INTERVAL





FIGURE 4. CHARGE INJECTION




FIGURE 5. OFF ISOLATION





FIGURE 6. CROSSTALK


Burn-In Circuit



NOTE:

R₁, R₂ = 10kΩ ±5%, 1/2W or 1/4W (Per Socket)
 C₁, C₂ = 0.01μF (Min, Per Socket) or 0.1μF (Min, Per Row)
 D₁, D₂ = IN402 (or Equivalent, Per Board)

Schematic Diagram (Typical Channel)



Typical Design Information

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design information only. No guarantee is implied.

Typical Performance Curves




FIGURE 7. $r_{DS(ON)}$ vs V_D AND SUPPLY




FIGURE 8. $r_{DS(ON)}$ vs V_D AND TEMPERATURE




FIGURE 9. $r_{DS(ON)}$ vs V_D AND SUPPLY




FIGURE 10. I_D , I_S LEAKAGE CURRENTS vs ANALOG VOLTAGE




FIGURE 11. I_D , I_S LEAKAGE vs TEMPERATURE




FIGURE 12. SWITCHING TIMES vs BIPOLAR SUPPLIES

Typical Performance Curves (Continued)




FIGURE 13. SWITCHING TIMES vs SINGLE SUPPLY




FIGURE 14. OFF-ISOLATION vs FREQUENCY




FIGURE 15. SUPPLY CURRENTS vs SWITCHING FREQUENCY




FIGURE 16. t_{ON}/t_{OFF} vs TEMPERATURE




FIGURE 17. SWITCHING THRESHOLD vs SUPPLY VOLTAGE

Die Characteristics

DIE DIMENSIONS:

2490 μ m x 4560 μ m x 485 μ m \pm 25 μ m

METALLIZATION:

Type: SiAl

Thickness: 12k \AA \pm 1k \AA

PASSIVATION:

Type: Nitride


Thickness: 8k \AA \pm 1k \AA

WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²

Metallization Mask Layout

DG406/883



Die Characteristics

DIE DIMENSIONS:

2490 μ m x 4560 μ m x 485 μ m \pm 25 μ m

METALLIZATION:

Type: SiAl

Thickness: 12k \AA \pm 1k \AA

PASSIVATION:

Type: Nitride


Thickness: 8k \AA \pm 1k \AA


WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²

Metallization Mask Layout

DG407/883



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

**F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURATION A)
28 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

| SYMBOL | INCHES | | MILLIMETERS | | NOTES |
|----------|------------|-------------|-------------|-------------|-------|
| | MIN | MAX | MIN | MAX | |
| A | - | 0.232 | - | 5.92 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 1.490 | - | 37.85 | 5 |
| E | 0.500 | 0.610 | 12.70 | 15.49 | 5 |
| e | 0.100 BSC | | 2.54 BSC | | - |
| eA | 0.600 BSC | | 15.24 BSC | | - |
| eA/2 | 0.300 BSC | | 7.62 BSC | | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 6 |
| S1 | 0.005 | - | 0.13 | - | 7 |
| α | 90° | 105° | 90° | 105° | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| ccc | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2,3 |
| N | 28 | | 28 | | 8 |

Rev. 0 4/94

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>