


12MHz, High Input Impedance, Operational Amplifier

HA-2515 is a high performance operational amplifier which sets the standards for maximum slew rate, highest accuracy and widest bandwidths for internally compensated devices. In addition to excellent dynamic characteristics, this dielectrically isolated amplifier also offers low offset current and high input impedance.

The $\pm 60\text{V}/\mu\text{s}$ slew rate and 250ns (0.1%) settling time of this amplifier is ideally suited for high speed D/A, A/D, and pulse amplification designs. HA-2515's superior 12MHz gain bandwidth and 1000kHz power bandwidth is extremely useful in RF and video applications. For accurate signal conditioning this amplifier also provides 10nA offset current, coupled with 100M Ω input impedance, and offset trim capability.

MIL-STD-883 product and data sheets available upon request.

Pinout



Features

- Slew Rate 60V/ μs
- Fast Settling 250ns
- Full Power Bandwidth 1MHz
- Gain Bandwidth 12MHz
- High Input Impedance 100M Ω
- Low Offset Current 10nA
- Internally Compensated for Unity Gain Stability

Applications

- Data Acquisition Systems
- RF Amplifiers
- Video Amplifiers
- Signal Generators
- Pulse Amplification

Ordering Information

PART NUMBER	TEMP. RANGE ($^{\circ}\text{C}$)	PACKAGE	PKG. NO.
HA3-2515-5	0 to 75	8 Ld PDIP	E8.3
HA7-2515-5	0 to 75	8 Ld Cerdip	F8.3A

Absolute Maximum Ratings

Voltage Between V+ and V- Terminals 40V
 Differential Input Voltage 15V
 Peak Output Current 50mA

Operating Conditions

Temperature Range
 HA-2515-5 0°C to 75°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Thermal Information

Thermal Resistance (Typical, Note 1) θ_{JA} (°C/W) θ_{JC} (°C/W)
 PDIP Package 96 N/A
 CERDIP Package 135 50
 Maximum Junction Temperature (Hermetic Package) 175°C
 Maximum Junction Temperature (Plastic Package) 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C

Electrical Specifications $V_{SUPPLY} = \pm 15V$

PARAMETER	TEMP (°C)	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Offset Voltage	25	-	5	10	mV
	Full	-	-	14	mV
Offset Voltage Average Drift	Full	-	30	-	$\mu V/^{\circ}C$
Bias Current	25	-	125	250	nA
	Full	-	-	500	nA
Offset Current	25	-	20	50	nA
	Full	-	-	100	nA
Input Resistance (Note 2)	25	40	100	-	M Ω
Common Mode Range	Full	± 10.0	-	-	V
TRANSFER CHARACTERISTICS					
Large Signal Voltage Gain (Notes 3, 6)	25	7.5	15	-	kV/V
	Full	5	-	-	kV/V
Common Mode Rejection Ratio (Note 4)	Full	74	90	-	dB
Gain Bandwidth Product (Note 5)	25	-	12	-	MHz
OUTPUT CHARACTERISTICS					
Output Voltage Swing (Note 3)	Full	± 10.0	± 12.0	-	V
Output Current (Note 6)	25	± 10	± 20	-	mA
Full Power Bandwidth (Notes 6, 11)	25	600	1000	-	kHz
TRANSIENT RESPONSE					
Rise Time (Notes 3, 7, 8, 9)	25	-	25	50	ns
Overshoot (Notes 3, 7, 8, 9)	25	-	25	50	%
Slew Rate (Notes 3, 7, 9, 12)	25	± 40	± 60	-	V/ μs
Settling Time to 0.1% (Notes 3, 7, 9, 12)	25	-	0.25	-	μs
POWER SUPPLY CHARACTERISTICS					
Supply Current	25	-	4	6	mA
Power Supply Rejection Ratio (Note 10)	Full	74	90	-	dB

NOTES:

2. This parameter value is based on design calculations.
3. $R_L = 2k\Omega$.
4. $V_{CM} = \pm 10V$
5. $A_V > 10$.
6. $V_O = \pm 10V$.
7. $C_L = 50pF$.
8. $V_O = \pm 200mV$.
9. See Transient Response Test Circuits and Waveforms.
10. $\Delta V = \pm 5V$.
11. Full Power Bandwidth guaranteed based on slew rate measurement using: $FPBW = Slew\ Rate / 2\pi V_{PEAK}$.
12. $V_{OUT} = \pm 5V$.

Test Circuits and Waveforms





FIGURE 1. SLEW RATE AND SETTling TIME



NOTE: Measured on both positive and negative transitions from 0V to +200mV and 0V to -200mV at the output.

FIGURE 2. TRANSIENT RESPONSE






FIGURE 3. SLEW RATE AND TRANSIENT RESPONSE



$R_L = 2k\Omega$, $C_L = 50pF$
 Upper Trace: Input
 Lower Trace: Output
 Vertical = 5V/Div.
 Horizontal = 200ns/Div.
 $T_A = 25^\circ C$, $V_S = \pm 15V$


FIGURE 4. VOLTAGE FOLLOWER PULSE RESPONSE



NOTES:

13. $A_V = -1$.
14. Feedback and summing resistor ratios should be 0.1% matched.
15. Clipping diodes CR_1 and CR_2 are optional. HP5082-2810 recommended.


FIGURE 5. SETTLING TIME TEST CIRCUIT



NOTE: Tested offset adjustment range is $IVOS + 1mV$ minimum referred to output. Typical ranges are $\pm 6mV$ with $R_T = 20k\Omega$.

FIGURE 6. SUGGESTED V_{OS} ADJUSTMENT AND COMPENSATION HOOK UP

Schematic



Typical Performance Curves




FIGURE 7. POWER SUPPLY CURRENT vs TEMPERATURE




FIGURE 8. INPUT BIAS AND OFFSET CURRENT vs TEMPERATURE




FIGURE 9. EQUIVALENT INPUT NOISE vs BANDWIDTH (WITH 10Hz HIGH PASS FILTER)




FIGURE 10. NORMALIZED AC PARAMETERS vs TEMPERATURE




FIGURE 11. OPEN LOOP GAIN AND PHASE RESPONSE




FIGURE 12. NORMALIZED AC PARAMETERS vs SUPPLY VOLTAGE AT 25°C

Typical Performance Curves (Continued)




FIGURE 13. OPEN LOOP GAIN RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND




FIGURE 14. OPEN LOOP VOLTAGE GAIN vs TEMPERATURE




FIGURE 15. OUTPUT VOLTAGE SWING vs FREQUENCY

Die Characteristics

DIE DIMENSIONS:

65 mils x 57 mils x 19 mils
1650 μ m x 1450 μ m x 483 μ m

METALLIZATION:

Type: Al, 1% Cu
Thickness: 16k $\text{\AA}$ $\pm$ 2k $\text{\AA}$

PASSIVATION:

Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos.)
Silox Thickness: 12k $\text{\AA}$ $\pm$ 2k $\text{\AA}$
Nitride Thickness: 3.5k $\text{\AA}$ $\pm$ 1.5k $\text{\AA}$

SUBSTRATE POTENTIAL (Powered Up):

Unbiased


TRANSISTOR COUNT:

40

PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site **www.intersil.com**

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029