

ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F07SL

■ DESCRIPTION

The Fujitsu MB15F07SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with two 1100 MHz prescalers. The two 1100 MHz prescalers have a dual modulus division ratio of 128/129 or 64/65 enabling pulse swallowing operation.

The supply voltage range is between 2.4 V and 3.6 V. The MB15F07SL uses the latest BiCMOS process. As a result, the supply current is typically 5 mA at 2.7 V. A refined charge pump supplies a well-balanced output current of 1.5 mA or 6 mA. The charge pump current is selectable by serial data.


MB15F07SL is ideally suited for wireless mobile communications, such as GSM and PDC.

■ FEATURES

- High frequency operation: PLL 1, 2: 1100 MHz max
- Low power supply voltage: $V_{CC} = 2.4$ to 3.6 V
- Ultra Low power supply current: $I_{CC} = 5.0$ mA typ. ($V_{CC} = 2.7$ V, $T_a = +25^{\circ}\text{C}$, in PLL1, 2 locking state)
 $I_{CC} = 5.5$ mA typ. ($V_{CC} = 3.0$ V, $T_a = +25^{\circ}\text{C}$, in PLL1, 2 locking state)
- Direct power saving function: Power supply current in power saving mode
Typ. 0.1 μA ($V_{CC} = 3.0$ V, $T_a = +25^{\circ}\text{C}$), Max. 10 μA ($V_{CC} = 3.0$ V)
- Dual modulus prescaler: 1100 MHz prescaler (64/65, 128/129)
- Serial input 14-bit programmable reference divider: $R = 3$ to 16,383
- Serial input programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 3 to 2,047
- Software selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $T_a = -40$ to $+85^{\circ}\text{C}$


■ PACKAGES

16-pin plastic SSOP



(FPT-16P-M05)


16-pad plastic BCC



(LCC-16P-M04)

MB15F07SL

■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS

Pin no.		Pin name	I/O	Descriptions
SSOP-16	BCC-16			
1	16	GND ₂	—	Ground for PLL 2 section.
2	1	OSC _{IN}	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
3	2	GND ₁	—	Ground for the PLL 1 section.
4	3	fin ₁	I	Prescaler input pin for the PLL 1. Connection to an external VCO should be via AC coupling.
5	4	V _{CC1}	—	Power supply voltage input pin for the PLL 1 section.
6	5	LD/fout	O	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected by LDS bit in a serial data. LDS bit = "H" ; outputs fout signal LDS bit = "L" ; outputs LD signal
7	6	PS ₁	I	Power saving mode control for the PLL 1 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) PS ₁ = "H" ; Normal mode PS ₁ = "L" ; Power saving mode
8	7	Do ₁	O	Charge pump output for the PLL 1 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
9	8	Do ₂	O	Charge pump output for the PLL 2 section. Phase characteristics of the phase detector can be selected via programming of the FC-bit.
10	9	PS ₂	I	Power saving mode control for the PLL 2 section. This pin must be set at "L" during Power-ON. (Open is prohibited.) PS ₂ = "H" ; Normal mode PS ₂ = "L" ; Power saving mode
11	10	Xfin ₂	I	Prescaler complementary input for the PLL 2 section. This pin should be grounded via a capacitor.
12	11	V _{CC2}	—	Power supply voltage input pin for the PLL 2 section, the shift register and the oscillator input buffer. When power is OFF, latched data of PLL 2 is lost.
13	12	fin ₂	I	Prescaler input pin for the PLL 2. Connection to an external VCO should be via AC coupling.
14	13	LE	I	Load enable signal input (with a schmitt trigger input buffer.) When the LE bit is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in the serial data.
15	14	Data	I	Serial data input (with a schmitt trigger input buffer.) Data is transferred to the corresponding latch (PLL 1-ref counter, PLL 1-prog. counter, PLL 2-ref. counter, PLL 2-prog. counter) according to the control bit in the serial data.
16	15	Clock	I	Clock input for the 23-bit shift register (with a schmitt trigger input buffer.) One bit of data is shifted into the shift register on a rising edge of the clock.

MB15F07SL

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit	Remark
		Min.	Max.		
Power supply voltage	V_{CC}	-0.5	+4.0	V	
Input voltage	V_I	-0.5	$V_{CC} + 0.5$	V	
Output voltage	V_O	GND	V_{CC}	V	
Storage temperature	T_{stg}	-55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.4	3.0	3.6	V	
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	T_a	-40	—	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB15F07SL

■ ELECTRICAL CHARACTERISTICS

($V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$)

Parameter		Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Power supply current*1		I_{CC}^{*1}	PLL 1, PLL 2 total, $fin_1 = fin_2 = 1100 \text{ MHz}$, $V_{CC1} = V_{CC2} = 2.7 \text{ V}$ ($V_{CC1} = V_{CC2} = 3.0 \text{ V}$)	—	5.0 (5.5)	—	mA
Power saving current		I_{PS}	$PS_1 = PS_2 = \text{"L"}$	—	0.1^{*2}	10	μA
Operating frequency	fin_1^{*3}	fin_1	PLL 1	100	—	1100	MHz
	fin_2^{*3}	fin_2	PLL 2	100	—	1100	MHz
	OSC _{IN}	fosc	—	3	—	40	MHz
Input sensitivity	fin_1	Pfin ₁	PLL 1, 50 Ω system	-15^{*8}	—	+2	dBm
	fin_2	Pfin ₂	PLL 2, 50 Ω system	-15^{*8}	—	+2	dBm
	OSC _{IN}	V _{OSC}	—	0.5	—	V_{CC}	Vp-p
"H" level input voltage	Data, Clock, LE	V _{IH}	Schmitt trigger input	$V_{CC} \times 0.7$ + 0.4	—	—	V
"L" level input voltage		V _{IL}	Schmitt trigger input	—	—	$V_{CC} \times 0.3$ — 0.4	
"H" level input voltage	PS ₁ , PS ₂	V _{IH}	—	$V_{CC} \times 0.7$	—	—	V
"L" level input voltage		V _{IL}	—	—	—	$V_{CC} \times 0.3$	
"H" level input current	Data, Clock, LE, PS ₁ , PS ₂	I _{IH} *4	—	−1.0	—	+1.0	μA
"L" level input current		I _{IL} *4	—	−1.0	—	+1.0	
"H" level input current	OSC _{IN}	I _{IH}	—	0	—	+100	μA
"L" level input current		I _{IL} *4	—	−100	—	0	
"H" level output voltage	LD/fout	V _{OH}	$V_{CC} = 3.0 \text{ V}$, I _{OH} = −1 mA	$V_{CC} - 0.4$	—	—	V
"L" level output voltage		V _{OL}	$V_{CC} = 3.0 \text{ V}$, I _{OL} = 1 mA	—	—	0.4	
"H" level output voltage	Do ₁ Do ₂	V _{DOH}	$V_{CC} = 3.0 \text{ V}$, I _{DOH} = −0.5 mA	$V_{CC} - 0.4$	—	—	V
"L" level output voltage		V _{DOL}	$V_{CC} = 3.0 \text{ V}$, I _{DOL} = 0.5 mA	—	—	0.4	
High impedance cutoff current	Do ₁ Do ₂	I _{OFF}	$V_{CC} = 3.0 \text{ V}$, V _{OFF} = 0.5 V to $V_{CC} - 0.5 \text{ V}$	—	—	2.5	nA
"H" level output current	LD/fout	I _{OH} *4	$V_{CC} = 3.0 \text{ V}$	—	—	−1.0	mA
"L" level output current		I _{OL} *4	$V_{CC} = 3.0 \text{ V}$	1.0	—	—	

(Continued)

(Continued)

($V_{CC} = 2.4$ to 3.6 V, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter		Symbol	Condition		Value			Unit
					Min.	Typ.	Max.	
“H” level output current	D01 D02	I _{DOH} *4	V _{CC} = 3.0 V, V _{DOH} = V _{CC} /2, Ta = +25°C	CS bit = “H”	—	–6.0	—	mA
CS bit = “L”			—	–1.5	—			
“L” level output current		I _{DOL}	V _{CC} = 3.0 V, V _{DOL} = V _{CC} /2, Ta = +25°C	CS bit = “H”	—	6.0	—	
				CS bit = “L”	—	1.5	—	
Charge pump current rate	I _{DOL} /I _{DOH}	I _{DOMT} *5	V _{DO} = V _{CC} /2	—	3	—	%	
	vs V _{DO}	I _{DOVD} *6	0.5 V ≤ V _{DO} ≤ V _{CC} – 0.5 V	—	10	—	%	
	vs Ta	I _{DOTA} *7	–40°C ≤ Ta ≤ +85°C, V _{DO} = V _{CC} /2	—	10	—	%	

*1: Conditions; fosc = 12 MHz, $T_a = +25^\circ\text{C}$, in locking state.

*2: $V_{CC1} = V_{CC2} = 3.0$ V, fosc = 12.8 MHz, $T_a = +25^\circ\text{C}$, in power saving mode.

*3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.

*4: The symbol “–” (minus) means direction of current flow.


*5: $V_{CC} = 3.0$ V, $T_a = +25^\circ\text{C}$ $(|I_3| - |I_4|)/(|I_3| + |I_4|)/2 \times 100(\%)$

*6: $V_{CC} = 3.0$ V, $T_a = +25^\circ\text{C}$ $(|I_2| - |I_1|)/2/[(|I_1| + |I_2|)/2] \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})

*7: $V_{CC} = 3.0$ V, $(|I_{DO(+85^\circ\text{C})} - I_{DO(-40^\circ\text{C})}|/2)/[|I_{DO(+85^\circ\text{C})} + I_{DO(-40^\circ\text{C})}|/2] \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})

*8:

	Prescaler divided ratio	Charge pump current	$V_{fin1}(\text{min})$
fin_1	64/65	1.5 mA mode	–10 dBm
		6.0 mA mode	–10 dBm
	128/129	1.5 mA mode	–15 dBm
		6.0 mA mode	–15 dBm
fin_2	64/65	1.5 mA mode	–15 dBm
		6.0 mA mode	–10 dBm
	128/129	1.5 mA mode	–15 dBm
		6.0 mA mode	–15 dBm



MB15F07SL

■ FUNCTIONAL DESCRIPTION

The divide ratio can be calculated using the following equation:

$$f_{VCO} = \{(M \times N) + A\} \times f_{osc} \div R \quad (A < N)$$

f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

M : Preset divide ratio of dual modulus prescaler (64 or 128 for PLL 1/PLL 2)

N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)

A : Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)

f_{osc} : Reference oscillation frequency

R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of PLL 1/PLL 2 sections, programmable reference dividers of PLL 1/PLL 2 sections are controlled individually.


Serial data of binary data is entered through Data pin.

On rising edge of Clock, one bit of serial data is transferred into the shift register. When the LE signal is taken high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table 1. Control Bit

Control bit		Destination of serial data
CN1	CN2	
L	L	The programmable reference counter for the PLL 1
H	L	The programmable reference counter for the PLL 2
L	H	The programmable counter and the swallow counter for the PLL 1
H	H	The programmable counter and the swallow counter for the PLL 2

Shift Register Configuration






Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 3. Test Purpose Bit Setting

T1	T2	LD/fout pin state
L	L	Outputs fr ₁ .
H	L	Outputs fr ₂ .
L	H	Outputs fp ₁ .
H	H	Outputs fp ₂ .

Table 4. Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
.	.	.	.	.	.	.	.	.	.	.	.
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 5. Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.
127	1	1	1	1	1	1	1


Note: Divide ratio (A) range = 0 to 127

Table 6. Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler divide ratio	PLL 1	64/65	128/129
	PLL 2	64/65	128/129

Table 7. Phase Comparator Phase Switching Data Setting

	FC ₁ , FC ₂ = "H"	FC ₁ , FC ₂ = "L"
	D0 ₁ , D0 ₂	
fr > fp	H	L
fr = fp	Z	Z
fr < fp	L	H
VCO polarity	(1)	(2)



Note: • Z = High-impedance
• Depending upon the VCO and LPF polarity, FC bit should be set.

Table 8. LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout (fr ₁ /fr ₂ , fp ₁ /fp ₂) signals
L	LD signal

Table 9. Charge Pump Current Setting

CS	Current value
H	±6.0 mA
L	±1.5 mA

Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.


The phase detector output, Do, becomes high impedance.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.


Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time. To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

- Notes: •When power (V_{CC}) is first applied, the device must be in standby mode, PS = Low, for at least 1 μ s.
 •PS pins must be set at "L" for Power-ON.



■ SERIAL DATA INPUT TIMING




On rising edge of the clock, one bit of the data is transferred into the shift register.

Parameter	Min.	Typ.	Max.	Unit
t_1	20	—	—	ns
t_2	20	—	—	ns
t_3	30	—	—	ns
t_4	30	—	—	ns

Parameter	Min.	Typ.	Max.	Unit
t_5	100	—	—	ns
t_6	20	—	—	ns
t_7	100	—	—	ns

Note: LE should be "L" when the data is transferred into the shift register.

■ PHASE COMPARATOR OUTPUT WAVEFORM




LD Output Logic Table

IF-PLL section	RF-PLL section	LD output
Locking state/Power saving state	Locking state/Power saving state	H
Locking state/Power saving state	Unlocking state	L
Unlocking state	Locking state/Power saving state	L
Unlocking state	Unlocking state	L

- Notes:
- Phase error detection range = -2π to $+2\pi$
 - Pulses on $Do1/2$ signals are output to prevent dead zone.
 - LD output becomes low when phase error is t_{WU} or more.
 - LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
 - t_{WU} and t_{WL} depend on OSC_{IN} input frequency as follows.
 $t_{WU} \geq 2/f_{osc}$: i. e. $t_{WU} \geq 156.3$ ns when $f_{osc} = 12.8$ MHz
 $t_{WL} \leq 4/f_{osc}$: i. e. $t_{WL} \leq 312.5$ ns when $f_{osc} = 12.8$ MHz

MB15F07SL


■ MEASUREMENT CIRCUIT (for Measuring Input Sensitivity f_{in}/OSC_{IN})




TYPICAL CHARACTERISTICS

1. fin input sensitivity

• fin₁ input sensitivity




• fin₂ input sensitivity




2. OSC_{IN} input sensitivity

• OSC_{IN}




3. Do output current (PLL1)

- 1.5 mA mode




- 6.0 mA mode




4. Do output current (PLL2)


- 1.5 mA mode




- 6.0 mA mode




5. fin input impedance




6. OSC_{IN} input impedance




REFERENCE INFORMATION



PLL Reference Leakage




PLL Phase Noise




(Continued)

(Continued)



APPLICATION EXAMPLE



USAGE PRECAUTIONS

- (1) V_{CC2} must equal V_{CC1} .
Even if either PLL 2 or PLL 1 is not used, power must be supplied to both V_{CC2} and V_{CC1} to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions:
 - Store and transport devices in conductive containers.
 - Use properly grounded workstations, tools, and equipment.
 - Turn off power before inserting or removing this device into or from a socket.
 - Protect leads with conductive sheet, when transporting a board mounted device.

MB15F07SL

■ ORDERING INFORMATION


Part number	Package	Remarks
MB15F07SLPFV1	16-pin plastic SSOP (FPT-16P-M05)	
MB15F07SLPV1	16-pad plastic BCC (LCC-16P-M04)	

■ PACKAGE DIMENSIONS

16-pin plastic SSOP
(FPT-16P-M05)

Note 1) * : These dimensions do not include resin protrusion.

Note 2) Pins width and pins thickness include plating thickness.




© 1999 FUJITSU LIMITED F16013S-3C-5

Dimensions in mm (inches)

(Continued)

MB15F07SL

16-pad plastic BCC (LCC-16P-M04)



© 1999 FUJITSU LIMITED C16015S-1C-1

Dimensions in mm (inches)

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0002

© FUJITSU LIMITED Printed in Japan