## **TOSHIBA**

TOSHIBA Original CMOS 16-Bit Microcontroller

# TLCS-900/L1 Series

## TMP91CW12A

**TOSHIBA CORPORATION** 

#### **Preface**

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

#### \*\*CAUTION\*\*

#### How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts =  $(\overline{\text{NMI}}, \text{INT0 to 4, INTRTC})$  which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

## CMOS 16-Bit Microcontrollers TMP91CW12AF

#### Outline and Features

TMP91CW12AF is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91CW12AF comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
  - Instruction mnemonics are upward-compatible with TLCS-90/900
  - 16 Mbytes of linear address space
  - General-purpose registers and register banks
  - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
  - Micro DMA: 4 channels (1.0 μs/2 bytes at 16 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)
- (3) Built-in RAM: 4 Kbytes Built-in ROM: 128 Kbytes
- (4) External memory expansion
  - Expandable up to 16 Mbytes (shared program/data area)
  - Can simultaneously support 8-/16-bit width external data bus
    - · · · Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 2 channels
  - UART/Synchronous mode: 2 channels
  - IrDA ver 1.0 (115.2 kbps) supported: 1 channel

030519EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
  can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
  when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
  situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
  property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

- (8) Serial bus interface: 1 channel
  - I<sup>2</sup>C bus mode/clock synchronous select mode
- (9) 10-bit AD converter (sample-hold circuit is built in): 8 channels
- (10) Watchdog timer
- (11) Timer for real-time clock (RTC)
- (12) Chip Select/Wait controller: 4 channels
- (13) Interrupts: 45 interrupts
  - 9 CPU interrupts: Software interrupt instruction and illegal instruction
  - 26 internal interrupts: 7-level priority can be set.
  - 10 external interrupts: 7-level priority can be set.
- (14) Input/output ports: 81 pins
- (15) Standby function

Three Halt modes: Idle2 (programmable), Idle1, Stop

- (16) Triple-clock controller
  - Clock Doubler (DFM)
  - Clock Gear (fc to fc/16)
  - Slow mode (fs = 32.768 kHz)
- (17) Operating voltage
  - $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V (fc max} = 27 \text{ MHz)}$
  - $V_{CC} = 1.8 \text{ V to } 3.6 \text{ V (fc max} = 10 \text{ MHz)}$
- (18) Package
  - 100-pin QFP: P-LQFP100-1414-0.50F




Figure 1.1 TMP91CW12AF Block Diagram

## 2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91CW12AF, their names and functions are as follows:

## 2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91CW12AF.




Figure 2.1.1 Pin assignment diagram (100-pin LQFP)

## 2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below. Table  $2.2.1\ \mathrm{Pin}$  names and functions.

Table 2.2.1 Pin Names and Functions (1/3)

Pin Name	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level
AD0 to AD7		Tri-state	Address and data (lower): Bits 0 to 7 of address and data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
AD8 to AD15		Tri-state	Address and data (upper): Bits 8 to 15 for address and data bus
A8 to A15		Output	Address: Bits 8 to 15 of address bus
P20 to P27	8	I/O	Port 2: I/O port that allows I/O to be selected at the bit level
A0 to A7		Output	Address: Bits 0 to 7 of address bus
A16 to A23		Output	Address: Bits 16 to 23 of address bus
P30	1	Output	Port 30: Output port
RD		Output	Read: Strobe signal for reading external memory
P31	1	Output	Port 31: Output port
WR		Output	Write: Strobe signal for writing data to pins AD0 to AD7
P32	1	I/O	Port 32: I/O port (with pull-up resistor)
HWR		Output	High Write: Strobe signal for writing data to pins AD8 to AD15
P33	1	I/O	Port 33: I/O port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait
P34	1	I/O	Port 34: I/O port (with pull-up resistor)
BUSRQ		Input	Bus Request: Signal used to request Bus Release
P35	1	I/O	Port 35: I/O port (with pull-up resistor)
BUSAK		Output	Bus Acknowledge: Signal used to acknowledge Bus Release
P36	1	I/O	Port 36: I/O port (with pull-up resistor)
R/W	'	Output	Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle.
P37	1	I/O	Port 37: I/O port (with pull-up resistor)
P40	1	1/0	
<del>CS0</del>	1		Port 40: I/O port (with pull-up resistor)  Chip Select 0: Outputs 0 when address is within specified address area
		Output I/O	
P41 <del>CS1</del>	1		Port 41: I/O port (with pull-up resistor)  Chip Select 1: Outputs 0 if address is within specified address area
		Output	·
P42 <del>CS2</del>	1	I/O	Port 42: I/O port (with pull-up resistor)
		Output	Chip Select 2: Outputs 0 if address is within specified address area
P43 <del>CS3</del>	1	1/0	Port 43: I/O port (with pull-up resistor)
	1	Output	Chip Select 3: Outputs 0 if address is within specified address area
P50 to P57	8	Input	Port 5: Pin used to input port
AN0 to AN7		Input	Analog input: Pin used to input to AD converter
ĀDTRG		Input	AD Trigger: Signal used to request start of AD converter
P60	1	1/0	Port 60: I/O port
SCK		1/0	Serial bus interface clock in SIO Mode
P61	1	I/O	Port 61: I/O port
SO		Output	Serial bus interface output data in SIO Mode
SDA		I/O	Serial bus interface data in I <sup>2</sup> C bus Mode
P62	1	I/O	Port 62: I/O port
SI		Input	Serial bus interface input data in SIO Mode
SCL		I/O	Serial bus interface clock in I <sup>2</sup> C bus Mode
P63	1	I/O	Port 63: I/O port
INT0		Input	Interrupt Request Pin 0: Interrupt request pin with programmable
			level / rising edge / falling edge
P64	1	I/O	Port 64: I/O port
SCOUT		Output	System Clock Output: Outputs f <sub>FPH</sub> or fs clock.

Table 2.2.1 Pin Names and Functions (2/3)

Pin Name	Number of Pins	I/O	Functions
P65	1	I/O	Port 65: I/O port
P66	1	I/O	Port 66: I/O port
P70	1	I/O	Port 70: I/O port
TA0IN		Input	Timer A0 Input
P71	1	I/O	Port 71: I/O port
TA1OUT		Output	Timer A1 Output
P72	1	I/O	Port 72: I/O port
TA3OUT		Output	Timer A3 Output
P73	1	I/O	Port 73: I/O port
TA4IN	-	Input	Timer A4 Input
P74	1	1/0	Port 74: I/O port
TA5OUT	•	Output	Timer A5 Output
P75	1	I/O	Port 75: I/O port
TA7OUT	•	Output	Timer A7 Output
P80	1	I/O	Port 80: I/O port
TB0IN0	'	Input	Timer B0 Input 0
I BUINU		iliput	Interrupt Request Pin 5: Interrupt request pin with programmable rising edge
INT5		Input	/ falling edge.
P81	1	I/O	Port 81: I/O port
TB0IN1	'		Timer B0 Input 1
INT6		Input	•
	1	Input	Interrupt Request Pin 6: Interrupt request on rising edge
P82	1	1/0	Port 82: I/O port
TB0OUT0	+ , +	Output	Timer B0 Output 0
P83	1	1/0	Port 83: I/O port
TB0OUT1	+ , +	Output	Timer B0 Output 1
P84	1	1/0	Port 84: I/O port
TB1IN0		Input	Timer B1 Input 0
INT7		Input	Interrupt Request Pin 7: Interrupt request pin with programmable rising edge
			/ falling edge.
P85	1	1/0	Port 85: I/O port
TB1IN1		Input	Timer B1 Input 1
INT8	<b>-</b>	Input	Interrupt Request Pin 8: Interrupt request on rising edge
P86	1	1/0	Port 86: I/O port
TB1OUT0		Output	Timer B1 Output 0
P87	1	I/O	Port 87: I/O port
TB1OUT1		Output	Timer B1 Output 1
P90	1	I/O	Port 90: I/O port
TXD0		Output	Serial Send Data 0 (Programmable open-drain)
P91	1	I/O	Port 91: I/O port
RXD0	1	Input	Serial Receive Data 0
P92	1	I/O	Port 92: I/O port
SCLK0		I/O	Serial Clock I/O 0
CTS0	1	Input	Serial Data Send Enable 0 (Clear to Send)
P93	1	I/O	Port 93: I/O port
TXD1		Output	Serial Send Data 1 (Programmable open-drain)
P94	1	I/O	Port 94: I/O port (with pull-up resistor)
RXD1		Input	Serial Receive Data 1
P95	1	I/O	Port 95: I/O port (with pull-up resistor)
SCLK1		I/O	Serial Clock I/O 1
CTS1		Input	Serial Data Send Enable 1 (Clear to Send)
P96	1	I/O	Port 96: I/O port (Open-drain output)
XT1		Input	Low-frequency oscillator connection pin

Table 2.2.1 Pin Names and Functions (3/3)

Pin Name	Number of Pins	I/O	Functions
P97	1	I/O	Port 97: I/O port (Open-drain output)
XT2		Output	Low-frequency oscillator connection pin
PA0 to PA3	4	I/O	Ports A0 to A3: I/O ports
INT1 to INT4		Input	Interrupt Request Pins 1 to 4: Interrupt request pins with programmable
			rising edge / falling edge.
PA4 to PA7	4	I/O	Ports A4 to A7: I/O ports
ALE	1	Output	Address Latch Enable
			Can be disabled to reduce noise.
NMI	1	Input	Non-Maskable Interrupt Request Pin: Interrupt request pin with
			programmable falling edge or both edge.
AM0 to 1	2	Input	Address Mode: The Vcc pin should be connected.
EMU0/EMU1	1	Output	Test Pins: Open pins
RESET	1	Input	Reset: initializes TMP91CW12A. (With pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	I/O	High-frequency oscillator connection pins
AVSS	1		Power supply pin for AD converter
X1/X2	2		GND pin for AD converter (0 V)
DVCC	3		Power supply pins (All VCC pins should be connected with the power supply
			pin.)
DVSS	3		GND pins (0 V) (All VSS pins should be connected with the power supply
			pin.)

Note: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the  $\overline{\text{BUSRQ}}$  and  $\overline{\text{BUSAK}}$  signal.

## 3. Operation

This section describes the basic components, functions and operation of the TMP91CW12AF.

#### 3.1 CPU

The TMP91CW12AF incorporates a high-performance 16-bit CPU (the 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this data book which describes the TLCS-900/L1 CPU.

The following sub-sections describe functions peculiar to the CPU used in the TMP91CW12AF; these functions are not covered in the section devoted to the TLCS-900/L1 CPU.

#### 3.1.1 Reset

When resetting the TMP91CW12AF microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the  $\overline{\text{RESET}}$  input Low for at least 10 system clocks (ten states: 80  $\mu s$  at 4 MHz).

When the Reset has been accepted, the CPU performs the following:

 Sets the Program Counter (PC) as follows in accordance with the Reset Vector stored at address FFFF00H to FFFF02H:

```
PC<0 to 7> ← Data in location FFFF00H
PC<8 to 15> ← Data in location FFFF01H
PC<16 to 23> ← Data in location FFFF02H
```

- Sets the Stack Pointer (XSP) to 100H.
- Sets bits <IFF0 to IFF2> of the Status Register (SR) to 111 (thereby setting the Interrupt Level Mask Register to level 7).
- Sets the <MAX> bit of the Status Register to 1 (MAX Mode).
- Clears bits <RFP0 to RFP2> of the Status Register to 000 (thereby selecting Register Bank 0).

When the Reset is cleared, the CPU starts executing instructions according to the Program Counter settings. CPU internal registers not mentioned above do not change when the Reset is cleared.

When the Reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to General-Purpose Input or Output Port Mode.
- Sets the ALE pin to High-Z.

Note 1: Except PC,SR and XSP register of CPU and data of internal RAM are not change by reset operation.

## 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91CW12AF.




Figure 3.2.1 Memory Map

#### 4. Electrical Characteristics

## 4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5 to 4.0	V
Input Voltage	VIN	-0.5 to Vcc + 0.5	V
Output Current	IOL	2	mA
Output Current	IOH	-2	mA
Output Current (total)	ΣΙΟL	80	mA
Output Current (total)	ΣΙΟΗ	-80	mA
Power Dissipation (Ta = 85°C)	PD	600	mW
Soldering Temperature (10 s)	TSOLDER	260	°C
Storage Temperature	TSTG	−65 to 150	°C
Operating Temperature	TOPR	-40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## 4.2 DC Characteristics (1/2)

	Parameter	Symbol	Conditi	on	Min	Typ. (Note1)	Max	Unit
	er Supply Voltage		fc = 4 to 27 MHz	fs = 30 to	2.7			
`	c = DVcc) s = DVss = 0 V)	VCC	fc = 2 to 10 MHz	34 kHz	1.8		3.6	V
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Vcc ≥ 2.7 V	l			0.6	
	P00 to P17 (AD0 to 15)	V <sub>IL</sub>	Vcc < 2.7 V				0.2 Vcc	
	DOO to DAT (overant DCO)	V	Vcc ≥ 2.7 V				0.3 Vcc	
	P20 to PA7 (except P63)	V <sub>IL1</sub>	Vcc < 2.7 V				0.2 Vcc	
	RESET, NMI, P63 (INT0)	V	Vcc ≥ 2.7 V		-0.3		0.25 Vcc	
зде	INLOCA , INVIII , I GO (IIVI O)	V <sub>IL2</sub>	Vcc < 2.7 V		-0.3		0.15 Vcc	
Input Low Voltage	AM0, 1	V <sub>IL3</sub>	Vcc ≥ 2.7 V				0.3	
Input Low \	> AMU, 1 ≥ V		Vcc < 2.7 V			0.3		
드그	X1	V <sub>IL4</sub>	Vcc ≥ 2.7 V				0.2 Vcc	
	X1	VIL4	Vcc < 2.7 V				0.1 Vcc	V
	P00 to P17 (AD0 to 15)	VIH	Vcc ≥ 2.7 V		2.0			
	1 00 to 1 17 (AD0 to 10)	VIH	Vcc < 2.7 V		0.7 Vcc			
	P20 to PA7 (except P63)	V <sub>IH1</sub>	Vcc ≥ 2.7 V	0.7 Vcc				
	1 20 to 17t7 (except 1 00)	VIII I	Vcc < 2.7 V		0.8 Vcc			
	RESET, NMI, P63 (INTO)	V <sub>IH2</sub>	Vcc ≥ 2.7 V		0.75 Vcc		Vcc + 0.3	
tage	,	V IIIZ	Vcc < 2.7 V		0.85 Vcc		V00 1 0.0	
Input High Voltage	AM0, 1	V <sub>IH3</sub>	Vcc ≥ 2.7 V		Vcc-0.3			
put	7 uvio, 1	VIII3	Vcc < 2.7 V		Vcc-0.3			
⊆ I	X1	V <sub>IH4</sub>	Vcc ≥ 2.7 V		0.8 Vcc			
	XI	¥ I⊓4	Vcc < 2.7 V		0.9 Vcc			
Outn	ut Low Voltage	VOL	IOL = 1.6mA	$Vcc \ge 2.7 \text{ V}$			0.45	
Cuip	at 20.1. Voltago	, OL	IOL = 0.4mA	Vcc < 2.7 V			0.15 Vcc	V
Outn	ut High Voltage	V <sub>OH</sub>	IOH = -400 μA	Vcc ≥ 2.7 V	2.4			ľ
Сиф	atting voltago	, OH	$IOH = -200 \mu A$	Vcc < 2.7 V	0.8 Vcc			

Note1: Typical values are for when  $Ta = 25^{\circ}C$  and Vcc = 3.0 V unless otherwise noted.

## 4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note1)	Max	Unit
Input Leakage Current	ILI	$0.0 \le V_{IN} \le Vcc$		0.02	±5	
Output Leakage Current	ILO	$0.2 \leq V_{IN} \leq Vcc - 0.2$		0.05	±10	μΑ
Power Down Voltage (at STOP, RAM back-up)	VSTOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	1.8		3.6	V
RESET Pull-up Resistor	DDOT	Vcc = 3 V ± 10%	100		400	I/O
RESET Full-up Resistor	RRST	Vcc = 2 V ± 10%	200		1000	ΚΩ
Pin Capacitance	CIO	fc = 1 MHz			10	PF
Schmitt Width	VTH	Vcc ≥ 2.7 V	0.4	1.0		V
RESET, NMI, INTO	VIH	Vcc < 2.7 V	0.3	0.8		V
Programmable	RKH	$Vcc = 3 V \pm 10\%$	100		400	ΚΩ
Pull-up Resistor	RNH	Vcc = 2 V ± 10%	200		1000	K12
Normal (Note 2)	Icc	Vcc = 3 V + 10%		7.0	10.0	
Idle2		$VCC = 3 V \pm 10\%$ fc = 27 MHz		2.5	3.5	mA
Idle1		IC - ZI IVII IZ		1.0	1.8	
Normal (Note 2)		$Vcc = 2 V \pm 10\%$		1.7	2.5	
Idle2		fc = 10 MHz		0.6	0.9	mA
Idle1		(Typ.: Vcc = 2.0 V)		0.25	0.4	
Slow (Note 2)		$Vcc = 3 V \pm 10\%$		11.6	30	
Idle2		fs = 32.768 kHz		5.2	19	μА
Idle1	dle1			3.0	8	μΑ
		Ta ≤ 85°C		3.0	15	
Slow (Note 2)		$Vcc = 2 V \pm 10\%$		7.7	20	
ldle2		fs = 32.768 kHz		3.5	13	μΑ
ldle1		(Typ.: Vcc = 2.0 V)		2.0	10	
Stop		Vcc = 1.8 to 3.3V		0.1	10	μА

Note 1: Typical values are for when  $Ta = 25^{\circ}C$  and Vcc = 3.0 V unless otherwise noted.

Note 2: Icc measurement conditions (Normal, Slow):

All functions are operating; output pins are open and input pins are fixed.

#### 4.3 AC Characteristics

(1)  $Vcc = 3.0 V \pm 10\%$ 

No.	Symbol	Parameter	Vari	able	f <sub>FPH</sub> = 1	27 MHz	11.20
INO.	Symbol	Faiailletei	Min	Max	Min	Max	Unit
1	t <sub>FPH</sub>	f <sub>FPH</sub> Period (= x)	37.0	31250	37.0		ns
2	t <sub>AL</sub>	A0 to A15 Vaild → ALE Fall	0.5x - 6		12		ns
3	t <sub>LA</sub>	ALE Fall $\rightarrow$ A0 to A15 Hold	0.5x - 16		2		ns
4	t <sub>LL</sub>	ALE High Width	x - 20		17		ns
5	t <sub>LC</sub>	ALE Fall $ ightarrow \overline{RD}  /  \overline{WR}    \overline{Fall}$	0.5x - 14		4		ns
6	t <sub>CLR</sub>	$\overline{RD} \ Rise \to ALE \ Rise$	0.5x - 10		8		ns
7	t <sub>CLW</sub>	$\overline{WR}\ Rise \to ALE\ Rise$	x – 10		27		ns
8	t <sub>ACL</sub>	A0 to A15 Valid $\rightarrow \overline{RD} / \overline{WR} Fall$	x – 23		14		ns
9	t <sub>ACH</sub>	A0 to A23 Valid $\rightarrow \overline{RD} / \overline{WR} Fall$	1.5x - 26		29		ns
10	t <sub>CAR</sub>	$\overline{RD}$ Rise $\rightarrow$ A0 to A23 Hold	0.5x - 13		5		ns
11	t <sub>CAW</sub>	$\overline{\text{WR}} \text{ Rise} \rightarrow \text{A0 to A23 Hold}$	x – 13		24		ns
12	t <sub>ADL</sub>	A0 to A15 Valid → D0 to D15 Input		3.0x - 38		73	ns
13	t <sub>ADH</sub>	A0 to A23 Valid → D0 to D15 Input		3.5x - 41		88	ns
14	t <sub>RD</sub>	$\overline{RD}$ Fall $\rightarrow$ D0 to D15 Input		2.0x - 30		44	ns
15	t <sub>RR</sub>	RD Low Width	2.0x - 15		59		ns
16	tHR	$\overline{\text{RD}} \ \text{Rise} \rightarrow \text{D0 to A15 Hold}$	0		0		ns
17	t <sub>RAE</sub>	$\overline{RD}$ Rise $\rightarrow$ A0 to A15 Output	x – 15		22		ns
18	t <sub>WW</sub>	WR Low Width	1.5x - 15		40		ns
19	t <sub>DW</sub>	D0 to D15 Valid $\rightarrow \overline{WR}$ Rise	1.5x - 35		20		ns
20	t <sub>WD</sub>	$\overline{\text{WR}} \text{ Rise} \rightarrow \text{D0 to D15 Hold}$	x - 25		12		ns
21	t <sub>AWH</sub>	A0 to A23 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1 \text{ WAIT} \\ +\text{n Mode} \end{bmatrix}$		3.5x - 60		69	ns
22	t <sub>AWL</sub>	A0 to A15 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1 \text{ WAIT} \\ + n \text{ Mode} \end{bmatrix}$		3.0x - 50		61	ns
23	tcw	$\overline{\text{RD}} / \overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold} \qquad \begin{bmatrix} 1 \text{ WAIT} \\ +n \text{ Mode} \end{bmatrix}$	2.0x + 0		74		ns
24	t <sub>APH</sub>	A0 to A23 Valid → Port Input		3.5x - 89		40	ns
25	t <sub>APH2</sub>	A0 to A23 Valid → Port Hold	3.5x		129		ns
26	t <sub>AP</sub>	A0 to A23 Valid → Port Valid		3.5x + 80		209	ns

#### **AC Measuring Conditions**

- Output Level: High =  $0.7 \times Vcc$ , Low =  $0.3 \times Vcc$ , CL = 50 pF
- Input Level: High =  $0.9 \times Vcc$ , Low =  $0.1 \times Vcc$

Note: x used in an expression shows a frequency for the clock  $f_{\mbox{\scriptsize FPH}}$  selected by SYSCR1<SYSCK>.

The value of x changes according to whether a clock gear or a low-speed oscillator is selected.

An example value is calculated for fc, with gear = 1/fc (SYSCR1<SYSCK, GEAR2 to 0> = 0000).

(2)  $Vcc = 2.0 V \pm 10\%$ 

No.	Symbol	Parameter	Vari	able	f <sub>FPH</sub> =	10 MHz	- Unit
INO.	Syllibol	raiailletei	Min	Max	Min	Max	Offic
1	t <sub>FPH</sub>	f <sub>FPH</sub> Period ( = x)	100	31250	100		ns
2	t <sub>AL</sub>	A0 to A15 $\rightarrow$ ALE Fall	0.5 x - 28		22		ns
3	$t_{LA}$	ALE Fall $\rightarrow$ A0 to A15 Hold	0.5 x - 35		15		ns
4	t <sub>LL</sub>	ALE High Width	x - 40		60		ns
5	t <sub>LC</sub>	ALE Fall $\rightarrow \overline{RD}$ / $\overline{WR}$ Fall	0.5x - 28		22		ns
6	t <sub>CLR</sub>	$\overline{RD} \ Rise \ \to ALE \ Rise$	0.5x - 20		30		ns
7	t <sub>ACW</sub>	$\overline{WR} \; Rise \; \to ALE \; Rise$	x - 20		80		ns
8	t <sub>ACL</sub>	A0 to A15 Valid $\rightarrow \overline{RD}$ / $\overline{WR}$ Fall	x – 75		25		ns
9	T <sub>ACH</sub>	A0 to A23 Valid $\rightarrow \overline{\text{RD}} / \overline{\text{WR}} \text{ Fall}$	1.5x –70		80		ns
10	t <sub>CAR</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to A23 Hold	0.5x - 30		20		ns
11	T <sub>CAW</sub>	$\overline{\text{WR}} \text{ Rise} \rightarrow \text{A0 to A23 Hold}$	x - 30		70		ns
12	t <sub>ADL</sub>	A0 to A15 Valid → D0 to D15 Input		3.0x - 76		224	ns
13	t <sub>ADH</sub>	A0 to A23 Valid $\rightarrow$ D0 to D15 Input		3.5x - 82		268	ns
14	T <sub>RD</sub>	$\overline{\text{RD}} \text{ Fall} \rightarrow \text{D0 to D15 Input}$		2.0x - 60		140	ns
15	t <sub>RR</sub>	RD Low Width	2.0x - 30		170		ns
16	t <sub>HR</sub>	$\overline{RD}$ Rise $\rightarrow$ D0 to D15 Hold	0		0		ns
17	t <sub>RAE</sub>	$\overline{\text{RD}} \ \text{Rise} \rightarrow \text{A0 to A15 Output}$	x - 30		70		ns
18	t <sub>WW</sub>	WR Low Width	1.5 x - 30		120		ns
19	t <sub>DW</sub>	D0 to D15 Valid $\rightarrow \overline{WR}$ Rise	1.5 x - 70		80		ns
20	t <sub>WD</sub>	WR Rise →D0 to D15 Hold	x - 50		50		ns
21	t <sub>AWH</sub>	A0 to A23 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1\text{WAIT} \\ +n \text{ mode} \end{bmatrix}$		3.5x – 120		230	ns
22	t <sub>AWL</sub>	A0 to A15 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{bmatrix} 1\text{WAIT} \\ +n \text{ mode} \end{bmatrix}$		3.0x - 100		200	ns
23	t <sub>CW</sub>	$\overline{\text{RD}} / \overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold} \qquad \begin{bmatrix} \text{1WAIT} \\ +\text{n mode} \end{bmatrix}$	2.0x + 0		200		ns
24	t <sub>APH</sub>	A0 to A23 Valid → Port Input		3.5x - 170		180	ns
25	t <sub>APH2</sub>	A0 to A23 Valid → Port Hold	3.5x		350		ns
26	t <sub>AP</sub>	A0 to A23 Valid → Port Valid		3.5x + 170		520	ns


#### **AC Measuring Conditions**


- Output Level: High =  $0.7 \times Vcc$ , Low =  $0.3 \times Vcc$ , CL = 50 pF
- Input Level: High =  $0.9 \times Vcc$ , Low =  $0.1 \times Vcc$

Note: x used in an expression shows a frequency for the clock  $f_{\text{FPH}}$  selected by SYSCR1<SYSCK>.


The value of x changes according to whether a clock gear or a low-speed oscillator is selected

An example value is calculated for fc, with gear = 1/fc (SYSCR1<SYSCK, GEAR2 to 0> = 0000).









#### 4.4 AD Conversion Characteristics

AVcc = Vcc, AVss = Vss

Parameter Symbol		Condition	Min	Тур.	Max	Unit
Amele v Defense v Velke ve (v)	VDEELI	$V_{CC} = 3 V \pm 10\%$	V <sub>CC</sub> – 0.2 V	Vcc	Vcc	
Analog Reference Voltage (+)	VREFH	$V_{CC} = 2 V \pm 10\%$	V <sub>CC</sub>	Vcc	Vcc	V
Analas Dafaranas Valtasa ( )	VDEEL	$V_{CC} = 3 \text{ V} \pm 10\%$	V <sub>SS</sub>	Vss	Vss + 0.2 V	•
Analog Reference Voltage (-)	VREFL	$V_{CC} = 2 V \pm 10\%$	V <sub>SS</sub>	Vss	Vss	
Analog Input Voltage Range	VAIN		V <sub>REFL</sub>		V <sub>REFH</sub>	
Analog Current for Analog Reference Voltage		$V_{CC}=3~V\pm10\%$		0.94	1.20	4
<vrefon> = 1</vrefon>	IREF (VREFL = 0V)	$V_{CC} = 2 V \pm 10\%$		0.65	0.90	mA
<vrefon> = 0</vrefon>	(**************************************	$V_{CC} = 1.8 \text{ V to } 3.3 \text{ V}$		0.02	5.0	μА
Error		$V_{CC} = 3 \text{ V} \pm 10\%$		±1.0	±4.0	- 00
(not including quantizing errors)	_	V <sub>CC</sub> = 2 V ± 10%		±1.0	±4.0	LSB

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The operation above is guaranteed for  $f_{\mbox{\scriptsize FPH}} \geq 4$  MHz.

Note 3: The value for  $\ensuremath{\text{I}_{\text{CC}}}$  includes the current which flows through the AVCC pin.

## 4.5 Serial Channel Timing (I/O Interface Mode)

#### (1) SCLK Input Mode

Paran	notor	Symbol	Variabl	Variable		lHz	27 MHz		Unit
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK	Period	tscy	16X		1.6		0.59		μS
Output Data →SCLK	Vcc = 3V ± 10%	t	t <sub>SCY</sub> /2 - 4X - 110		290		38		ns
Rising/Falling Edge*	Vcc = 2V ± 10%	toss	t <sub>SCY</sub> /2 - 4X - 180		220		-		ns
SCLK Rising/I → 0	Falling Edge* Output Data Hold	tons	t <sub>SCY</sub> /2 + 2X + 0		1000		370		ns
SCLK Rising/I →	Falling Edge* Input Data Hold	t <sub>HSR</sub>	3X + 10		310		121		ns
SCLK Rising/I → '	Falling Edge* Valid Data Input	t <sub>SRD</sub>		t <sub>SCY</sub> - 0		1600		592	ns
Valid Data SCLK Rising/I	•	t <sub>RDS</sub>	0		0		0		ns


#### (2) SCLK Output Mode

Parameter	Symbol	Va	Variable		10 MHz		27 MHz	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK Period	tscy	16X	8192X	1.6	819	0.59	303	μS
Output Data → SCLK Rising /Falling Edge*	toss	t <sub>SCY</sub> /2 - 40		760		256		ns
SCLK Rising/Falling Edge*  → Output Data Hold	tонs	t <sub>SCY</sub> /2 - 40		760		256		ns
SCLK Rising/Falling Edge*  → Input Data Hold	t <sub>HSR</sub>	0		0		0		ns
SCLK Rising/Falling Edge*  → Valid Data Input	tsrd		t <sub>SCY</sub> - 1X - 180		1320		375	ns
Valid Data Input → SCLK Rising/Falling Edge*	t <sub>RDS</sub>	1X + 180		280		217		ns

Note: SCLK Rinsing/Falling Edge: The rising edge is used in SCLK Rising Mode.

The falling edge is used in SCLK Falling Mode.

27 MHz and 10 MHz values are calculated from  $t_{SCY} = 16 \text{X}$  case.



## 4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1)

Parameter	Symbol -	Variable		10 MHz		27 MHz		Unit
		Min	Max	Min	Max	Min	Max	Offic
Clock Perild	t <sub>VCK</sub>	8X + 100		900		396		ns
Clock Low Level Width	tvckl	4X + 40		440		188		ns
Clock High Level Width	tvckh	4X + 40		440		188		ns

## 4.7 Interrupt and Capture

#### (1) $\overline{\text{NMI}}$ , INT0 to INT4 Interrupts

Symbol	Davamatar	Varia	10 MHz		27 MHz		l lait	
	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>INTAL</sub>	NMI, INTO to INT4 Low level width	4X + 40		440		188		ns
t <sub>INTAH</sub>	NMI, INT0 to INT4 High level width	4X + 40		440		188		ns

#### (2) INT5 to INT8 Interrupts, Capture

The INT5 to INT8 input width depends on the system clock and prescaler clock settings.

System Clock	Prescaler Clock Selected			t <sub>INTBH</sub> (INT5 to INT8 High Level Width)		
Selected	<prck1,< td=""><td>Variable</td><td>f<sub>FPH</sub> = 27 MHz</td><td>Variable</td><td>f<sub>FPH</sub> = 27 MHz</td><td></td></prck1,<>	Variable	f <sub>FPH</sub> = 27 MHz	Variable	f <sub>FPH</sub> = 27 MHz	
<sysck></sysck>	PRCK0>	Min	Min	Min	Min	
0 (fo)	00 (f <sub>FPH</sub> )	8X + 100	396	8X + 100	396	ns
0 (fc)	10 (fc/16)	128Xc + 0.1	4.8	128Xc + 0.1	4.8	
1 (fs)	00 (f <sub>FPH</sub> )	8X + 0.1	244.3	8X + 0.1	244.3	μS

Note: Xc = Period of Clock fc


#### 4.8 SCOUT Pin AC Characteristics

Parameter	Symbol	Variable		10 MHz		27 MHz		Condition	Unit	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Condition	Oill	
Lavy lavyal Middle	tsсн	0.5T - 13		37		5		Vcc ≥ 2.7 V	ns	
Low level Width		0.5T - 25		25		ı		Vcc < 2.7 V		
I II alla I accal NAC alth	tscl	0.5T - 13		37		5		Vcc ≥ 2.7 V		
High level Width		0.5T - 25		25		_		Vcc < 2.7 V	ns	


Note: T = Period of SCOUT

#### Measrement Condition

Output Level: High 0.7 Vcc/Low 0.3 Vcc, CL = 10pF



## 4.9 Bus Request/Bus Acknowledge



Paramter	Symbol	Variable		f <sub>FPH</sub> = 10 MHz		f <sub>FPH</sub> = 27 MHz		Condition	Unit
1 diditio		Min	Max	Min	Max	Min	Max	Condition	Ornic
Output Buffer Off to BUSAK Low	t <sub>ABA</sub>	0	80	0	80	0	80	Vcc ≥ 2.7 V	ns
Output Buller Oil to BOSAK LOW		0	300	0	300	0	300	Vcc < 2.7 V	
BUSAK High to Output Buffer On	t <sub>BAA</sub>	0	80	0	80	0	80	$Vcc \ge 2.7 \ V$	
BOSAK Trigit to Output Buller Off		0	300	0	300	0	300	Vcc < 2.7 V	ns

Note 1: Even if the BUSRQ Signal goes Low, the bus will not be released while the WAIT signal is Low. The bus will only be released when BUSRQ goes Low while WAIT is High.

Note 2: This line shows only that the output buffer is in the Off state. It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the Active and Non-Active states by the internal signal.

#### 4.10 Recommended Oscillation Circuit

The TMP91CW12AF has been evaluated by the following resonator manufacturer. The evaluation results are shown below for your information.

Note: The load capacitance of the oscillation terminal is the sum of the load capacitances of C1 and C2 to be connected and the stray capacitance on the board. Even if the ratings of C1 and C2 are used, the load capacitance varies with each board and the oscillator may malfunction. Therefore, when designing a board, make the pattern around the oscillation circuit shortest. It is recommended that final evaluation of the resonator be performed on the board.

(1) Examples of resonator connection




Figure 4.10.1 High-frequency
Oscillator Connection




Figure 4.10.2 Low-frequency Oscillator Connection

(2) Recommended ceramic resonators for the TMP91CW12AF: Murata Manufacturing Co., Ltd.

 $Ta = -40 \text{ to } 85^{\circ}\text{C}$ 

	Oscillation	Recommended	Recon	nmended	rating			
Item	frequency [MHz]	resonator	C1[pF]	C2[pF]	Rd[kΩ]	VCC[V]	Remarks	
	2.0	CSA2.00MG042	100	100		1.8 to 2.2		
		CST2.00MG042	(100)	(100)				
	2.5	CSA2.50MG042	100	100	0			
		CST2.50MGW042	(100)	(100)				
		CSA4.00MG040	100	100		2.7 to 3.3		
		CST4.00MGW040	(100)	(100)			_	
	4.0	CSTS0400MG06	(47)	(47)				
		CSA4.00MGU040	100	100		1.8 to 2.2		
		CST4.00MGWU040	(100)	(100)				
	6.75	CSA6.75MTZ040	100	100		2.7 to 3.3		
High-frequ		CST6.75MTW040	(100)	(100)				
ency		CSTS0675MG06	(47)	(47)			_	
oscillator		CSA6.75MTZ093	30	30		1.8 to 2.2		
		CST6.75MTW093	(30)	(30)				
	10.0	CSA10.0MTZ	30	30		2.7 to 3.3		
		CST10.0MTW	(30)	(30)				
		CSA10.0MTZ093	30	30		1.8 to 2.2		
		CST10.0MTW093	(30)	(30)				
	12.5	CSA12.5MTZ	30	30				
		CST12.5MTW	(30)	(30)				
	20.0	CSA20.00MXZ040	7	7		2.7 to 3.3		
	27.0	CSA27.00MXZ040	5	5				
		CST27.00MXW040	(5)	(5)				

- The values enclosed in brackets in the C1 and C2 columns apply to the condenser built-in type.
- The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp/search/index.html