TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# T6L02

## SOURCE DRIVER FOR TFT LCD PANELS

The T6L02 is a 64 gray-level, 300/309-channel-output source driver for TFT LCD panels. To meet the need for large-sized LCD panels, it allows a maximum operating frequency of 55MHz. The device accepts 6-bit digital data inputs which, combined with the internal D/A converter and 11 external power supplies, allows display of up to 260,000 color tones.

Based on high-speed CMOS, the T6L02 offers both low power consumption and high-speed operation.

Combined with the T6C58 gate driver, the T6L02 allows configuration of an SVGA-or XGA-compatible, highperformance TFT LCD module.

	ι	Jnit: mm			
T6L02	USER AREA PITCH				
	IN	OUT			
(SAN, 6FS)	0.48	0.075			
(SCN, 6FS)	0.48	0.075			

Please contact Toshiba or a distributor for the latest TCP specification and product line-up.

TCP (Tape Carrier Package)

#### **FEATURES**

Grayscale data : 18-bit digital (3 outputs × 6 bits) parallel transfer method, selectable write

direction

: 300/309 outputs, 64 gray levels, DAC system, 11 reference analog voltage Panel drive outputs

inputs

Fast operation : Max 55MHz

Power supply voltage : Digital power supply voltage ..... 3.0 to AVDD

Analog power supply voltage ..... 4.5 to 5.5V

Operating temperature : -20 to 75°C

**Package** : Tape carrier package (TCP)

Cascading multiple devices


970917EBE2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


  Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do , that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.

  Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
  - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into
- account.
  The products described in this document are subject to foreign exchange and foreign trade control laws.
  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
  The information contained herein is subject to change without notice.

## **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or a distributor for the latest TCP specification.

# PIN FUNCTION

PIN NAME	1/0	FUNCTION								
		Data transfer enable pin  These pins, become active at the high signal, initiated the transferred data into the sampling register of the device.  One is configured as an input and the other is configured as an output of which directions are determined by U/D as shown below.								
		U/D DI/O DO/I								
DI/O		H Input Output L Output Input								
DO/I	1/0	When set for input  A high on DI/O or DO/I is latched into the internal logic synchronously with the rising edge of CPH. When the internal circuit is in standby state, the device is ready to transfer data. The grayscale data is latched in sequentially, starting at the next rise of CPH.  When set for output  The pin is used to transfer the enable signal to the T6L02 at the next stage of the LCD driver.  The pin enters standby state after outputting a high.								
U/D	Input	Transfer direction select pin This pin controls the direction in which the data is transferred into the sampling register. Data is transferred synchronously with each rising edge of CPH in one of the following sequences:  When U/D is high, data is transferred in the order D1 to D3, D4 to D6, D7 to D9 When U/D is low, the direction is reversed to give D307 to D309, D304 to D306, D301 to D303								
		The voltage applied to this pin must be a DC-level voltage that is either high or low.								
СРН	Input	This clock input is used to transfer grayscale data.								
DA1 to 3 DB1 to 3 DC1 to 3 DD1 to 3 DE1 to 3 DF1 to 3	Input	Grayscale data bus  The data inputs consist of 6-bit word for each three channel that are transferred in parallel at the rising edge of CPH. The relationship between the grayscale data and the weight of each bit is as follows:  Grayscale data = 32 × DFn + 16 × DEn + 8 × DDn + 4 × DCn + 2 × DBn + DAn where n = 1 to 3  The relationship between the grayscale data and the output pins is as follows:  DA1, DB1, DC1, DD1, DE1, DF1 ····· D (3m-2) DA2, DB2, DC2, DD2, DE2, DF2 ····· D (3m-1) DA3, DB3, DC3, DD3, DE3, DF3 ····· D (3m) where m = 1 to 103								

PIN NAME	1/0	FUNCTION
MODE	Input	Output select pin This signal selects either 300-pin mode or 309-pin mode for the LCD panel driver. When MODE = high, 300-output-pin mode is selected, in which case D151 through D159 are not used. (voltages appearing at D151 through D159 are indeterminate). When MODE = low, 309-output-pin mode is selected.
LOAD	Input	Data load input pin  When a high voltage supplys to the load input, the data is transferred from the Sampling register to the Load register synchronously at the rising edge of CPH. All 300 or 309 LCD panel drive pin outputs are simultaneously updated.  The selected analog voltage corresponding to the data are send the LCD.
V0 to V10		Reference analog input pins These pins are used to input the voltage used for the DAC. Conditions: $AV_{SS} < V0 \le V1 \le V2 \le V3 \le V4 \le V5 \le V6 \le V7 \le V8 \le V9 \le V10 < AV_{DD}$ or $AV_{SS} < V10 \le V9 \le V8 \le V7 \le V6 \le V5 \le V4 \le V3 \le V2 \le V1 \le V0 < AV_{DD}$
D1 to D309	Output	LCD panel drive pins
AV <sub>DD</sub>		Analog power supply pin
AVSS		Analog GND pin  This pin must be at the same potential level as the digital GND pin.
DV <sub>DD</sub>		Digital power supply pin
DVSS		Digital GND pin  This pin must be at the same potential level as the analog GND pin.

#### **DEVICE OPERATION**

#### (1) Starting data transfer

A high input to the data transfer enable pin (DI/O or DO/I) is latched into the internal logic synchronously with the rising edge of CPH, setting the device ready to transfer data. Data transfer starts at the next rise of CPH (see Fig. 1-1 and 2-1).

This enable input must not be held high for more than one CPH period.

#### (2) Data transfer method

The data is latched in the grayscale data bus to the sampling register (REG1) synchronously with each rising edge of CPH.

Grayscale data for three outputs are latched into the device simultaneously in one transfer. Therefore, the data is latched in 300-output mode by performing 100 transfer, and data is latched in 309-output mode by performing 103 transfer. When the data loading is completed, the device enters a standby state.

#### (3) Terminating data transfer

The data transfer enable pin (DO/I or DI/O) output goes high synchronously with the rising edge of CPH one clock period before the last data is latched in. It is held high until the next rise of CPH (see Fig. 1-1 and 2-1).

The output from this pin can be connected directly as input to the data transfer enable pin (DI/O or DO/I) of the next stage LCD driver. In this way, multiple devices can easily be cascaded to drive a large screen.


#### (4) Panel drive output

When a high voltage supplys to the load input, the data in the sampling register (REG1) is transferred to the load register (REG2) and device starts updating output to the LCD panel drive pins.

CPH may be held at the DC level for the duration from three CPH periods after a high input on LOAD is latched in until one clock period before CPH goes high after a high on the data transfer enable pin is latched in following a 1H period (see Fig. 1-2).

# (5) Reference power supply circuit

The connection between the device and the external reference power supply for Reference analog supply is configured with 7 or 8 resistors of the same specification in series (total of 64 resistor ladders).



#### (6) Grayscale data and output voltages

The LCD drive output voltages are determined by the grayscale data values and the 11 reference analog inputs line voltages (V0 to V10).


The three high-order data bits select a pair of reference analog voltages. Calculation of the output voltage involves multiplying a value derived from the selected reference analog values by a factor determined by the values of the three low-order bits and dividing by either seven or eight.





## • Three high-order data bits

DFn	DEn	DDn	SELECTED REFERENCE VOLTAGES
0	0	0	V0 or V1 and V2
0	0	1	V2 and V3
0	1	0	V3 and V4
0	1	1	V4 and V5
1	0	0	V5 and V6
1	0	1	V6 and V7
1	1	0	V7 and V8
1	1	1	V8 and V9 or V10

## • Three low-order data bits







# • Grayscale data and output voltages

(\*) n = 1 to 3


GRAY-								GRAY-							( )11=1 (0 3
SCALE	DFn	DEn	DDn	DCn	DBn	DAn	OUTPUT VOLTAGE	SCALE	DFn	DEn	DDn	DCn	DBn	DAn	OUTPUT VOLTAGE
DATA							1/0	DATA	1						\(C \ \(\) \(\) \(\) \(\) \(\) \(\) \(\)
00H	0	0	0	0	0	0	V0	20H	1	0	0	0	0	0	V6 + (V5 – V6) × 7/8
01H	0	0	0	0	0	1	$V2 + (V1 - V2) \times 6/7$	21H	1	0	0	0	0	1	V6 + (V5 – V6) × 6 / 8
02H	0	0	0	0	1	0	$V2 + (V1 - V2) \times 5/7$	22H	1	0	0	0	1	0	$V6 + (V5 - V6) \times 5/8$
03H	0	0	0	0	1	1	$V2 + (V1 - V2) \times 4/7$	23H	1	0	0	0	1	1	$V6 + (V5 - V6) \times 4/8$
04H	0	0	0	1	0	0	$V2 + (V1 - V2) \times 3/7$	24H	1	0	0	1	0	0	$V6 + (V5 - V6) \times 3/8$
05H	0	0	0	1	0	1	$V2 + (V1 - V2) \times 2/7$	25H	1	0	0	1	0	1	$V6 + (V5 - V6) \times 2 / 8$
06H	0	0	0	1	1	0	$V2 + (V1 - V2) \times 1/7$	26H	1	0	0	1	1	0	$V6 + (V5 - V6) \times 1/8$
07H	0	0	0	1	1	1	V2	27H	1	0	0	1	1	1	V6
08H	0	0	1	0	0	0	$V3 + (V2 - V3) \times 7/8$	28H	1	0	1	0	0	0	$V7 + (V6 - V7) \times 7 / 8$
09H	0	0	1	0	0	1	$V3 + (V2 - V3) \times 6/8$	29H	1	0	1	0	0	1	$V7 + (V6 - V7) \times 6 / 8$
0AH	0	0	1	0	1	0	V3 + (V2 – V3) × 5 / 8	2AH	1	0	1	0	1	0	V7 + (V6 – V7) × 5 / 8
0BH	0	0	1	0	1	1	V3 + (V2 – V3) × 4 / 8	2BH	1	0	1	0	1	1	$V7 + (V6 - V7) \times 4/8$
0CH	0	0	1	1	0	0	V3 + (V2 – V3) × 3 / 8	2CH	1	0	1	1	0	0	$V7 + (V6 - V7) \times 3 / 8$
0DH	0	0	1	1	0	1	V3 + (V2 – V3) × 2 / 8	2DH	1	0	1	1	0	1	V7 + (V6 – V7) × 2 / 8
0EH	0	0	1	1	1	0	V3 + (V2 – V3) × 1/8	2EH	1	0	1	1	1	0	V7 + (V6 – V7) × 1 / 8
0FH	0	0	1	1	1	1	V3	2FH	1	0	1	1	1	1	V7
10H	0	1	0	0	0	0	V4 + (V3 – V4) × 7 / 8	30H	1	1	0	0	0	0	V8 + (V7 – V8) × 7 / 8
11H	0	1	0	0	0	1	V4 + (V3 – V4) × 6/8	31H	1	1	0	0	0	1	V8 + (V7 – V8) × 6 / 8
12H	0	1	0	0	1	0	V4 + (V3 – V4) × 5 / 8	32H	1	1	0	0	1	0	V8 + (V7 – V8) × 5 / 8
13H	0	1	0	0	1	1	V4 + (V3 – V4) × 4 / 8	33H	1	1	0	0	1	1	V8 + (V7 – V8) × 4 / 8
14H	0	1	0	1	0	0	V4 + (V3 – V4) × 3/8	34H	1	1	0	1	0	0	V8 + (V7 – V8) × 3 / 8
15H	0	1	0	1	0	1	V4 + (V3 – V4) × 2/8	35H	1	1	0	1	0	1	V8 + (V7 – V8) × 2 / 8
16H	0	1	0	1	1	0	V4 + (V3 – V4) × 1/8	36H	1	1	0	1	1	0	V8 + (V7 – V8) × 1 / 8
17H	0	1	0	1	1	1	V4	37H	1	1	0	1	1	1	V8
18H	0	1	1	0	0	0	V5 + (V4 – V5) × 7 / 8	38H	1	1	1	0	0	0	V9 + (V8 – V9) × 6 / 7
19H	0	1	1	0	0	1	V5 + (V4 – V5) × 6/8	39H	1	1	1	0	0	1	$V9 + (V8 - V9) \times 5/7$
1AH	0	1	1	0	1	0	$V5 + (V4 - V5) \times 5/8$	3AH	1	1	1	0	1	0	$V9 + (V8 - V9) \times 4/7$
1BH	0	1	1	0	1	1	$V5 + (V4 - V5) \times 4/8$	3BH	1	1	1	0	1	1	$V9 + (V8 - V9) \times 3/7$
1CH	0	1	1	1	0	0	$V5 + (V4 - V5) \times 3/8$	3CH	'	1	1	1	0	0	$V9 + (V8 - V9) \times 2/7$
1DH	0	1	1	1	0	1	$V5 + (V4 - V5) \times 2/8$	3DH	'	1	1	1	0	1	$V9 + (V8 - V9) \times 1/7$ $V9 + (V8 - V9) \times 1/7$
1EH	0	1	1	1	1	0	$V5 + (V4 - V5) \times 1/8$ V5 + (V4 - V5) × 1/8	3EH		1	1	1	1	0	V9 + (V8 - V9) X 177
	-	•		•		•			1	•		-	•	-	
1FH	0	1	1	1	1	1	V5	3FH	1	1	1	1	1	1	V10

Reference analog resistance rate (R<sub>0</sub> = 2.31k $\Omega$ )

R <sub>0</sub>	R <sub>1</sub>	R <sub>2</sub>	Rз	R4	R <sub>5</sub>	R <sub>6</sub>	R <sub>7</sub>	R8	R9
1.00	2.00	2.77	1.50	0.90	0.84	0.66	0.84	1.42	1.05

#### **TIMING DIAGRAMS**

#### • In 300-output mode



(\*) D1 / D307 : U / D = high $\rightarrow$ D1  $U/D = low \rightarrow D307$ (See pin description (U/D) on page 4.)

(Note) Except for D151 to D159.

Fig. 1-1





Fig. 1-2

#### • In 309-output mode



(\*) D1/D307 : U/D = high→D1 U/D = low→D307

(See pin description (U/D) on page 4.)

Fig. 2-1




Fig. 2-2

# ABSOLUTE MAXIMUM RATINGS (AV<sub>SS</sub> = DV<sub>SS</sub> = 0V)

PARAMETER	SYMBOL	RATING	UNIT	RELEVANT PIN
Analog Supply Voltage	$AV_{DD}$	-0.3 to 6.5	V	
Digital Supply Voltage	$DV_{DD}$	-0.3 to AV <sub>DD</sub> + 0.3	V	
Input Voltage	VIN	-0.3 to DV <sub>DD</sub> + 0.3	V	
Reference Analog Voltage	V (0 : 10)	-0.3 to AV <sub>DD</sub> + 0.3	V	V0 to V10
Storage Temperature	T <sub>stg</sub>	- 55 to 125	°C	

## **RECOMMENDED OPERATING CONDITIONS** ( $AV_{SS} = DV_{SS} = 0V$ )

PARAMETER	SYMBOL	TEST CONDITION RATING		UNIT	RELEVANT PIN
Analog Supply Voltage	AV <sub>DD</sub>		4.5 to 5.5	٧	
Digital Supply Voltage	DV <sub>DD</sub>		3.0 to AV <sub>DD</sub>	٧	
Reference Analog Voltage-1	V1 to V9		AV <sub>SS</sub> + 0.1 to	\ \	
(Note)	V1 10 V9		AV <sub>DD</sub> – 0.1	V	
	V0	Case 1	V1 to AV <sub>DD</sub>		
Reference Analog Voltage-2		Case 2	AV <sub>SS</sub> to V1	] <sub>v</sub>	
(Note)	V10	Case 1	AVSS to V9	] '	
	10	Case 2	V9 to AV <sub>DD</sub>		
Driver Unit Output Voltage	V		AV <sub>SS</sub> + 0.1 to	V	D1 to D309
Driver Offic Output Voltage	VOUT		AV <sub>DD</sub> – 0.1	<b>'</b>	D1 t0 D309
Operating Temperature	ТОР		- 20 to 75	°C	
Operating Frequency	fCPH		DC to 55	MHz	СРН
Output Load Capacitance	CL		150 (max)	pF/pin	D1 to D309

(Note) The following shows the relative magnitude of each reference analog voltage:

- For case 1
  - AV<sub>SS</sub><V10,  $Vd \le Vd 1$ ,  $V0 < AV_{DD}$  (where d = 9 to 1)
- For case 2
  - $AV_{SS} < V0$ ,  $Vd \le Vd + 1$ ,  $V10 < AV_{DD}$  (where d = 1 to 9)

## **ELECTRICAL CHARACTERISTICS**

DC CHARACTERISTICS  $\begin{cases} \text{Referenced to AV}_{DD} = 4.5 \text{ to } 5.5\text{V}, \ \text{DV}_{DD} = 3.0 \text{ to AV}_{DD}, \ \text{AV}_{SS} = \text{DV}_{SS} = 0\text{V} \\ \text{Ta} = -20 \text{ to } 75^{\circ}\text{C} \text{ unless otherwise noted} \end{cases}$ 

PARA	PARAMETER		TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	RELEVANT PIN	
Input	Low Level	VIL			0		0.3 × DV <sub>DD</sub> V		Logic input	
Voltage	High Level	V <sub>IH</sub>			0.7 x DV <sub>DD</sub>		DV <sub>DD</sub>	•	Logic input	
Output	Low Level	V <sub>OL</sub>		I <sub>OL</sub> = 1.0mA	DVSS		DV <sub>SS</sub> + 0.5	V	Logic output	
Voltage	High Level	Vон		I <sub>OH</sub> = - 1.0mA	DV <sub>DD</sub> - 0.5		DV <sub>DD</sub>	•	Logic output	
	Output Current Idis			$V_{out} = AV_{DD} = 5V$ $V_X = 4V$ (Note)			-0.3			
Output Curre			_	$V_{out} = 0V$ $AV_{DD} = 5V$ , $V_X = 1V$ (Note)	0.5		-	mA	D1 to D309	
Resistance Be Reference Ar Voltage Pins		RGMA	_			30		kΩ	V0 to V10	
Output Volta Deviation	ige	V <sub>DO</sub>	_			± 20		mV	D1 to D309	
Leakage Curi		IN	_		- 1.0		1.0	$\mu$ A	Logic input	
Standby Curr	ent	ID <sub>STB</sub>	_	fCPH = DC	- 5.0	0.0	5.0	$\mu$ A	DV <sub>DD</sub>	
Current Consumption		Al <sub>DD</sub>		fCPH = 30MHz 1H = 30μs, non-load Checkerboard pattern		7.0	10.0		AV <sub>DD</sub>	
		DIDD		fCPH = 30MHz 1H = 30µs, non-load Checkerboard pattern		6.0	8.0	mA	DV <sub>DD</sub>	

(Note)  $\mbox{V}_{\mbox{$\chi$}}$  denotes the voltage applied to the LCD panel drive pin.



AC CHARACTERISTICS  $\left( \begin{array}{c} \text{Referenced to AV}_{DD} = 4.5 \text{ to } 5.5\text{V}, \ DV}_{DD} = 3.3\text{V to AV}_{DD}, \ DV}_{SS} = \text{AV}_{SS} = 0\text{V} \\ \text{Ta} = -20 \text{ to } 75^{\circ}\text{C unless otherwise noted} \end{array} \right)$ 

<u> </u>							
PARAMETER	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
CPH Pulse Width H	tCWH	_		4.0			ns
CPH Pulse Width L	tCWL	_		4.0			ns
Enable Set-up Time	tsDI	_		4.0			ns
Enable Hold Time	thDl	<b>—</b>		0			ns
Enable Pulse Width H	tDWH	_			1.0		CPH period
Data Set-up Time	tsDD	_		4.0			ns
Data Hold Time	thDD	_		0			ns
Output Delay Time 1	tpdDO	_	C <sub>L</sub> = 35pF			14.0	ns
Output Delay Time 2	tpdDE	_	$C_L = 2k\Omega + 75pF \times 2$ Target output voltage + AV <sub>DD</sub> × 0.1			3.0	μs
Output Delay Time 3	tpdDX	_	$C_L = 2k\Omega + 75pF \times 2$ Target output voltage $\pm V_{DO}$			10.0	μs
LOAD Set-up Time 1	tsLD1	_		1.0			CPH period
LOAD Set-up Time 2	tsLD2	_		7.0			ns
LOAD Pulse Width H	tLWH	_		2.0			CPH period

