

# T 6 B 9 2

## ROW DRIVER FOR A DOT MATRIX LCD

The T6B92 is a 100-channel output row driver for a STN dot matrix LCD. The T6B92 feature -30V LCD drive voltage. The T6B92 is able to drive LCD panels with a duty ratio up to 1/240. It is recommended to use with the T6B61A.

### FEATURES

- Display duty application : ~1/240
- LCD drive signal : 100
- Data transfer : 1bit bidirectional
  - ① O1→O100
  - ② O1←O100
  - ③ O1→O50, O51→O100
  - ④ O1←O50, O51←O100
- LCD drive voltage : -11~-30V
- Power supply voltage : 2.7~5.5V
- Operating temperature : -20~75°C
- LCD drive output resistance : 800Ω MAX. (20V, 1/13 bias)
- Display off function : When /DSPOF is "L", All LCD drive outputs (O1~O100) stop on V<sub>0</sub> level
- LCD drive output timing : Change on fall edge of LP

Unit : mm

T6B92	LEAD PITCH	
	IN	OUT
(UAN, 3NS)	1.00	0.23
(UBN, 3NS)	0.9	0.18


Please contact with TOSHIBA  
Agents for each Packaging Outline  
Dimensions.

TCP (Tape Carrier Package)


980910EBE2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction. This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

**BLOCK DIAGRAM**



**PIN CONNECTION**



\* Above drawing describes pin configuration of the LSI chip, but of the tape carrier package.

## PIN FUNCTIONS

PIN NAME	I/O	FUNCTIONS	LEVEL
O1~O100	O	Output for LCD drive signal	V <sub>0</sub> -V <sub>5</sub>
DIO1, DIO2	I/O	Input/Output for shift data SHL = "L" : DIO1 input, DIO2 output SHL = "H" : DIO1 output, DIO2 input	V <sub>DD</sub> -V <sub>SS</sub>
DMIN	I	Dual Mode Input/Output for shift data Single Mode = V <sub>DD</sub> or V <sub>SS</sub> select	
LP	I	(Shift Clock Pulse) Input for Shift Clock Pulse	
FR	I	(Frame) Input for frame signal	
MODE	I	(Dual Mode) Terminal for dual input mode ("H") or single input mode select ("L")	
SHL	I	(Direction) Input for data flow direction select	
/DSPOF	I	(Display Off) /DSPOF = "L" : Display off mode, (O1~O100) stop on V <sub>0</sub> level. /DSPOF = "H" : Display on mode, (O1~O100) operate.	
/TEST	I	(Test) /Test : "H"	
V <sub>DD</sub>	—	Power supply for internal logic (5V)	—
V <sub>SS</sub>	—	Power supply for internal logic (0V)	
V <sub>DDL</sub> ·R	—	Ditto	
V <sub>5</sub> L·R	—	Ditto	
V <sub>4</sub> L·R	—	Ditto	
V <sub>1</sub> L·R	—	Ditto	
V <sub>0</sub> L·R	—	Ditto	
V <sub>EEL</sub> ·R	—	Ditto	

## FORMAT FOR FR, DATA INPUT AND OUTPUT LEVEL

F R	DATA INPUT (DIO1, DIO2, DMIN)	/DSPOF	OUTPUT LEVEL
L	L	H	V <sub>1</sub>
L	H	H	V <sub>5</sub>
H	L	H	V <sub>4</sub>
H	H	H	V <sub>0</sub>
*	*	L	V <sub>0</sub>


\* Don't Care

## FORMAT FOR DATA INPUT

MODE	SHL	DATA FLOW	DATA INPUT TERMINALS		
			DIO1	DIO2	DMIN
L	L	O1→O100	IN	OUT	*
L	H	O100→O1	OUT	IN	*
H	L	O1→O50	IN	OUT	IN
		O51→O100	IN	OUT	IN
H	H	O50→O1	OUT	IN	IN
		O100→O51	OUT	IN	IN

## TIMING CHART

SHL = "H" , MODE = "L"



T6B92-5

**MAXIMUM RATINGS**(Keep the following conditions,  $V_{DD} \geq V_0 \geq V_1 \geq V_4 \geq V_5 \geq V_{EE}$ )

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Supply Voltage 1	$V_{DD}$	$V_{DD}$	$-0.3 \sim 7.0$	V
Supply Voltage 2	$V_{EE}$	$V_{EEL}/R$	$V_{DD} - 32.0 \sim V_{DD} + 0.3$	V
Supply Voltage 3	$V_0$	$V_0L/R$	$V_{DD} - 32.0 \sim V_{DD} + 0.3$	V
Supply Voltage 4	$V_1$	$V_1L/R$	$V_{EE} - 32.0 \sim V_{DD} + 0.3$	V
Supply Voltage 5	$V_4, V_5$	$V_4L/R, V_5L/R$	$V_{EE} - 32.0 \sim V_{DD} + 0.3$	V
Input Voltage	$V_{in}$	(*1)	$-0.3 \sim V_{DD} + 0.3$	V
Operating Temperature	$T_{opr}$	—	$-20 \sim 75$	°C
Storage Temperature	$T_{stg}$	—	$-55 \sim 125$	°C


(\*1) FR, DIO1, DIO2, LP, /DSPOF, /TEST

**ELECTRICAL CHARACTERISTICS**DC CHARACTERISTICS (Unless otherwise noted,  $V_{SS} = 0V$ ,  $V_{DD} = 2.7 \sim 5.5V$ ,  $T_a = -20 \sim 75^\circ C$ )

ITEM		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	PIN NAME
Supply Voltage 1		$V_{DD}$	—		2.7	5.0	5.5	V	$V_{DD}$
Supply Voltage 2		$V_{EE}$	—		$V_{DD} - 30.0$	—	$V_{DD} - 11.0$	V	$V_{EEL}/R$
Input Voltage	"H" Level	$V_{IH}$	—		$0.8 V_{DD}$	—	$V_{DD}$	V	FR, SHL, DIO1, DIO2, DMIN, MODE, LP, /DSPOF, /TEST
	"L" Level	$V_{IL}$			0	—	$0.2 V_{DD}$		
Output Voltage	"H" Level	$V_{OH}$	—	$I_{OH} = -0.5mA$	$V_{DD} - 0.5$	—	$V_{DD}$	V	DIO1, DIO2
	"L" Level	$V_{OL}$		$I_{OL} = 0.5mA$	$V_{SS}$	—	0.5		
Output Resistance	"H" Level	$R_{OH}$	—	$V_{OUT} = V_0 - 0.5V$ (*2)	—	450	800	$\Omega$	O1~O100
	"M" Level	$R_{OM}$		$V_{OUT} = V_1 \pm 0.5V$ (*2)	—	450	800		
		$R_{OM}$		$V_{OUT} = V_4 \pm 0.5V$ (*2)	—	450	800		
	"L" Level	$R_{OL}$		$V_{OUT} = V_5 + 0.5V$ (*2)	—	450	800		
Current Consumption		$I_{SS}$	—	$V_{DD} = 5.5V$ $V_5 = -24.5V$ $f_{FR} = 40Hz$ $f_{LP} = 19.2kHz$ $f_{DIO} = 80Hz$ $V_{IH} = 5.5V, V_{IL} = 0V$	—	—	10	$\mu A$	$V_{SS}$

(\*2)  $V_{EE} = 20V$ , 1/13 bias

## AC CHARACTERISTICS



TEST CONDITIONS 1 ( $V_{SS} = 0V$ ,  $V_{DD} = 2.7 \sim 4.5V$ ,  $V_5 = (V_{DD} - 30) \sim (V_{DD} - 11)V$ ,  $T_a = -20 \sim 75^\circ C$ )

ITEM	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
Clock Pulse	$t_C$	LP	500	—	ns
LP Pulse Width "H"	$t_{CWH}$	LP	60	—	ns
LP Pulse Width "L"	$t_{CWL}$	LP	170	—	ns
Input Rise / Fall Time	$t_r, t_f$	LP, FR, DIO1, DIO2, DMIN	—	(*4)	ns
Data Set Up Time	$t_{DSU}$	DIO1, DIO2	100	—	ns
Data Hold Time	$t_{DHD}$	DIO1, DIO2	0	—	ns
Output Data Delay Time A (*3)	$t_{pdA}$	DIO1, DIO2	40	—	ns
Output Data Delay Time B (*3)	$t_{pdB}$	DIO1, DIO2	—	350	ns

(\*3)  $C_L = 10pF$

(\*4)  $t_r, t_f \leq (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r, t_f \leq 50ns$

TEST CONDITIONS 2 ( $V_{SS} = 0V$ ,  $V_{DD} = 4.5 \sim 5.5V$ ,  $V_5 = (V_{DD} - 30) \sim (V_{DD} - 11)V$ ,  $T_a = -20 \sim 75^\circ C$ )

ITEM	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
Clock Pulse	$t_C$	LP	330	—	ns
LP Pulse Width "H"	$t_{CWH}$	LP	40	—	ns
LP Pulse Width "L"	$t_{CWL}$	LP	150	—	ns
Input Rise / Fall Time	$t_r, t_f$	LP, FR, DIO1, DIO2, DMIN	—	(*6)	ns
Data Set Up Time	$t_{DSU}$	DIO1, DIO2	50	—	ns
Data Hold Time	$t_{DHD}$	DIO1, DIO2	0	—	ns
Output Data Delay Time A (*5)	$t_{pdA}$	DIO1, DIO2	20	—	ns
Output Data Delay Time B (*5)	$t_{pdB}$	DIO1, DIO2	—	200	ns

(\*5)  $C_L = 10pF$

(\*6)  $t_r, t_f \leq (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r, t_f \leq 50ns$

#### NOTE

Insert the bypass capacitor ( $0.1\mu F$ ) between  $V_{DD}$  and  $V_{SS}$  to decrease the noise on power supply.  
Place the bypass capacitor as closer to the LSI as possible.