3.3 V/250 mA, 5.0 V/100 mA Micropower Low Dropout Regulator with ENABLE

The CS8481 is a precision, dual micropower linear voltage regulator. The switched 3.3 V primary output (V $_{OUT1}$) supplies up to 250 mA while the secondary 5.0 V (V $_{OUT2}$) is capable of supplying 100 mA. Both outputs have a maximum dropout voltage of 600 mV and low reverse current. Quiescent current drain is typically 150 μA when supplying 100 μA from each output.

The ENABLE input provides logic level control of the primary output. With the primary output disabled, quiescent current drain is typically $100 \,\mu\text{A}$ when supplying $100 \,\mu\text{A}$ from the secondary output.

The CS8481 is extremely robust with protection provided for reverse battery, short circuit, overvoltage, and overtemperature on both outputs.

The CS8481 is available in a 5-lead D²PAK.


Features

- 3.3 V/250 mA Primary Output
- 5.0 V/100 mA Secondary Output
- 3.0% Tolerance, Both Outputs
- ON/OFF Control for Primary Output
- Low Quiescent Current Drain (100 μA V_{OUT2})
- Low Reverse Current
- Protection Features
 - Reverse Battery (-15 V)
 - 74 V Peak Transient Voltage
 - Short Circuit
 - Overtemperature
 - Overvoltage (34 V)




ON Semiconductor™

http://onsemi.com



D²PAK 5-PIN DP SUFFIX CASE 936F

PIN CONNECTIONS AND MARKING DIAGRAM



 $\begin{aligned} \text{Tab} &= \text{GND} \\ \text{Pin} & 1. \, \text{V}_{\text{IN}} \\ & 2. \, \text{V}_{\text{OUT1}} \\ & 3. \, \text{GND} \\ & 4. \, \text{V}_{\text{OUT2}} \\ & 5. \, \text{ENABLE} \end{aligned}$

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

ORDERING INFORMATION*

Device	Package	Shipping
CS8481YDP5	D ² PAK, 5–PIN	50 Units/Rail
CS8481YDPR5	D2PAK, 5–PIN	750 Tape & Reel

*Consult your local sales representative for SO–8, SO–16, DIP–8, DIP–16, TO–220 FIVE LEAD, and D²PAK 7–PIN packaging options.




Figure 1. Block Diagram

MAXIMUM RATINGS*

	Value	Unit	
Input Voltage (V _{IN})	Input Voltage (V _{IN}) Operating Range		V
	Reverse Battery	-15	V
	Peak Transient Voltage (60 V Load Dump @ 14 V V _{IN})	74	V
ENABLE		10	V
Power Dissipation		Internally Limited	-
Maximum Junction Temperature		-40 to +150	°C
Storage Temperature Range		-55 to +150	°C
Electrostatic Discharge (Human Body Model)		4.0	kV
Lead Temperature Soldering	Reflow (SMD styles only) (Note 1)	230 peak	°C

^{1. 60} second maximum above 183°C

^{*}The maximum package power dissipation must be observed.

CS8481

ELECTRICAL CHARACTERISTICS: (6.0 V \leq V_{IN} \leq 26 V, I_{OUT1} = I_{OUT2} = 100 μ A, -40° C \leq T_A \leq 125 $^{\circ}$ C, -40° C \leq T_C \leq 125 $^{\circ}$ C; unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Max	Unit	
Primary Output Stage (V _{OUT1})						
Output Voltage, V _{OUT1}	100 μA ≤ I _{OUT1} ≤ 250 mA	3.2	3.3	3.4	V	
Line Regulation	$6.0 \text{ V} \le \text{V}_{\text{IN}} \le 26 \text{ V}$	_	5.0	50	mV	
Load Regulation	1.0 mA ≤ I _{OUT1} ≤ 250 mA, V _{IN} = 14 V	_	5.0	50	mV	
Quiescent Current	ENABLE = HIGH, V _{IN} = 16V, I _{OUT1} = 250 mA	-	22	50	mA	
Ripple Rejection	$f = 120 \text{ Hz}, I_{OUT1} = 125 \text{ mA}, 7.0 \text{ V} \le V_{IN} \le 17 \text{ V}$	60	70	_	dB	
Current Limit	9.0 V ≤ V _{IN} ≤ 26 V	260	400	_	mA	
Short Circuit Current Limit	V _{OUT1} = 0 V, V _{IN} = 16 V	25	-	_	mA	
Reverse Current	V _{OUT1} = 3.3 V, V _{IN} = 0 V	-	100	1500	μΑ	
Secondary Output (V _{OUT2})				•		
Output Voltage, (V _{OUT2})	100 μA ≤ I _{OUT2} ≤ 100 mA	4.85	5.00	5.15	V	
Dropout Voltage	I _{OUT2} = 100 mA I _{OUT2} = 100 μA	_	400 100	600 150	mV mV	
Line Regulation	6.0 V ≤ V _{IN} ≤ 26 V	-	5.0	50	mV	
Load Regulation	100 μA ≤ I _{OUT2} ≤ 100 mA, V _{IN} = 14 V	-	5.0	50	mV	
Quiescent Current	ENABLE = LOW, V_{IN} = 12.8 V ENABLE = HIGH, V_{IN} = 16 V, I_{OUT2} = 100 mA	_ _	100 8.0	150 30	μA mA	
Ripple Rejection	f = 120 Hz; I _{OUT2} = 10 mA, 7.0 V ≤ V _{IN} ≤ 17 V	60	70	_	dB	
Current Limit	9.0 V ≤ V _{IN} ≤ 26 V	105	200	_	mA	
Short Circuit Current Limit	V _{OUT2} = 0 V, V _{IN} = 16 V, I _{OUT1} = 0 A	25	-	_	mA	
Reverse Current	V _{OUT2} = 5.0 V, V _{IN} = 0 V	-	100	250	μΑ	
ENABLE Function (ENABLE)						
Input Threshold	ENABLE = LOW, $6.0 \text{ V} \le \text{V}_{\text{IN}} \le 26 \text{ V}$ ENABLE = HIGH, $6.0 \text{ V} \le \text{V}_{\text{IN}} \le 26 \text{ V}$	_ 2.0	1.2 1.2	0.8	V V	
Input Bias Current	0 V ≤ V _{ENABLE} ≤ 5.0 V	-2.0	0	2.0	μΑ	
Protection Circuits						
Overtemperature Threshold	Note 2	150	180	_	°C	
Overvoltage Shutdown	-	30	34	38	V	

^{2.} Guaranteed by Design.

PACKAGE PIN DESCRIPTION

PACKAGE LEAD #		
D ² PAK, 5–PIN	LEAD SYMBOL	FUNCTION
1	V _{IN}	Supply voltage to IC, usually direct from battery.
2	V _{OUT1}	3.3 V regulated output which is activated by ENABLE input.
3	GND	Ground connection.
4	V _{OUT2}	Standby output 5.0 V, 100 mA capability; always on.
5	ENABLE	CMOS compatible input lead; switches V_{OUT1} . When ENABLE is high, V_{OUT1} is active.

DEFINITION OF TERMS

Current Limit – Peak current that can be delivered to the output.

Dropout Voltage – The input–output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.

Input Output Differential – The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.

Input Voltage – The DC voltage applied to the input terminals with respect to ground.

Line Regulation – The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation – The change in output voltage for a change in load current at constant chip temperature.

Long Term Stability – Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.

Quiescent Current – The part of the positive input current that does not contribute to the positive load current, i.e., the regulator ground lead current.

Ripple Rejection – The ratio of the peak–to–peak input ripple voltage to the peak–to–peak output ripple voltage.

Short Circuit Current Limit – Peak current that can be delivered by the outout when forced to 0 V.

Temperature Stability of V_{OUT} – The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.




Figure 2. Typical Circuit Waveform

APPLICATION NOTES

General

The CS8481 is a micropower dual regulator. All bias required to operate the internal circuitry is derived from the standby output, V_{OUT2} . If this output experiences an over current situation and collapses, then V_{OUT1} will also collapse (see Figure 2).

If there is critical circuitry that must remain active under most conditions it should be connected to V_{OUT2} . Any circuitry that is likely to be subjected to a short circuit, e.g., circuitry outside the module, should be connected to V_{OUT1} .

External Capacitors

Output capacitors are required for stability with the CS8481. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability.

Worst-case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40° C, capacitors rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, "Compensation for Linear Regulators," document number SR003AN/D, available through the Literature Distribution Center or via our website at http://www.onsemi.com.

ENABLE

The ENABLE function controls V_{OUT1} . When ENABLE is high, V_{OUT1} is on. When ENABLE is low, V_{OUT1} is off.

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 3) is

$$P_{D(max)} = \frac{|VIN(max) - VOUT1(min)|IOUT1(max) +}{|VIN(max) - VOUT2(min)|IOUT2(max) + VIN(max)IQ}$$
(1)

where:

V_{IN(max)} is the maximum input voltage,

 $V_{OUT1(min)}$ is the minimum output voltage from V_{OUT1} , $V_{OUT2(min)}$ is the minimum output voltage from V_{OUT2} ,

 $I_{OUT1(max)}$ is the maximum output current, for the application,

 $I_{OUT2(max)}$ is the maximum output current, for the application, and

 I_Q is the quiescent current the regulator consumes at both $I_{OUT1(max)}$ and $I_{OUT2(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\Theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
 (2)

The value of $R_{\Theta JA}$ can be compared with those in the package section of the data sheet. Those packages with $R_{\Theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 3. Dual Output Regulator With Key Performance Parameters Labeled.

Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\Theta IA}$.

$$R_{\Theta}JA = R_{\Theta}JC + R_{\Theta}CS + R_{\Theta}SA$$
 (3)


where:

 $R_{\Theta JC}$ = the junction-to-case thermal resistance,

 $R_{\Theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\Theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\Theta JC}$ appears in the package section of the data sheet. Like $R_{\Theta JA}$, it too is a function of package type. $R_{\Theta CS}$ and $R_{\Theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.




^{*} C₁ required if regulator is located far from power supply filter.


Figure 4. Test and Application Circuit


^{**} C₂ and C₃ required for stability. Capacitor must operate at minimum temperature expected during system operations.

PACKAGE DIMENSIONS

D²PAK, **FIVE PIN DP SUFFIX** CASE 936F-01 ISSUE O








- NOTES:
 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS B AND M.
 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAX.

	INCHES MILLIMI		IETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.326	0.336	8.28	8.53
В	0.396	0.406	10.05	10.31
С	0.170	0.180	4.31	4.57
D	0.026	0.035	0.66	0.91
Е	0.045	0.055	1.14	1.40
F	0.090	0.110	2.29	2.79
G	0.06	7 BSC	1.70 BSC	
Н	0.098	0.108	2.49	2.74
J	0.018	0.025	0.46	0.64
K	0.204	0.214	5.18	5.44
M	0.055	0.066	1.40	1.68
N	0.000	0.004	0.00	0.10



PACKAGE THERMAL DATA

Parameter		D ² PAK, 5–PIN	Unit	
$R_{\Theta JC}$	Typical	2.4	°C/W	
$R_{\Theta JA}$	Typical	10–50*	°C/W	

^{*} Depending on thermal properties of substrate. $R_{\Theta JA}$ = $R_{\Theta JC}$ + $R_{\Theta CA}$

CS8481

Notes

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLIC).

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.