

BUK95/96/9E06-55B

TrenchMOS™ logic level FET

Rev. 02 — 10 October 2002

Product data

1. Product profile

1.1 Description

N-channel enhancement mode field-effect power transistor in a plastic package using Philips High-Performance Automotive TrenchMOS™ technology, featuring very low on-state resistance.

Product availability:

BUK9506-55B in SOT78 (TO-220AB); BUK9606-55B in SOT404 (D²-PAK);
BUK9E06-55B in SOT226 (I²-PAK).

1.2 Features

- TrenchMOS™ technology
- 175 °C rated
- Q101 compliant
- Logic level compatible.

1.3 Applications





- Automotive systems
- Motors, lamps and solenoids
- 12 V and 24 V loads
- General purpose power switching.

1.4 Quick reference data

- $E_{DS(AL)S} = 679 \text{ mJ (max)}$
- $R_{DSon} = 5.1 \text{ m}\Omega \text{ (typ)}$
- $I_D = 75 \text{ A (max)}$
- $P_{tot} = 258 \text{ W (max)}$

2. Pinning information

Table 1: Pinning - SOT78, SOT404, SOT226 simplified outlines and symbol

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	drain (d) [1]		
3	source (s)		
mb	mounting base, connected to drain (d)		
			
		MBK106	MBB076
			
		MBK111	
			
		MBK112	
		SOT78 (TO-220AB)	SOT404 (D ² -PAK)
		SOT226 (I ² -PAK)	



PHILIPS

[1] It is not possible to make connection to pin 2 of the SOT404 package.

3. Limiting values


Table 2: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)		-	55	V
V_{DGR}	drain-gate voltage (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
V_{GS}	gate-source voltage (DC)		-	± 15	V
I_D	drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$; $V_{GS} = 5 \text{ V}$; Figure 2 and 3	[1] -	146	A
			[2] -	75	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$; $V_{GS} = 5 \text{ V}$; Figure 2	[2] -	75	A
I_{DM}	peak drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$; pulsed; $t_p \leq 10 \text{ }\mu\text{s}$; Figure 3	-	587	A
P_{tot}	total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$; Figure 1	-	258	W
T_{stg}	storage temperature		-55	+175	$^\circ\text{C}$
T_j	junction temperature		-55	+175	$^\circ\text{C}$
Source-drain diode					
I_{DR}	reverse drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	[1] -	146	A
			[2] -	75	A
I_{DRM}	peak reverse drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$; pulsed; $t_p \leq 10 \text{ }\mu\text{s}$	-	587	A
Avalanche ruggedness					
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D = 75 \text{ A}$; $V_{DS} \leq 55 \text{ V}$; $V_{GS} = 5 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; starting $T_{mb} = 25 \text{ }^\circ\text{C}$	-	679	mJ


[1] Current is limited by power dissipation chip rating

[2] Continuous current is limited by package




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$V_{GS} \geq 4.5$ V

Fig 2. Continuous drain current as a function of mounting base temperature.



$T_{mb} = 25$ °C; I_{DM} single pulse.


Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

4. Thermal characteristics

Table 3: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	-	-	0.58	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient					
	SOT78 (TO-220AB) and SOT226 (I ² -PAK)	vertical in still air	-	60	-	K/W
	SOT404 (D ² -PAK)	minimum footprint; mounted on a PCB	-	50	-	K/W

4.1 Transient thermal impedance



5. Characteristics


Table 4: Characteristics

$T_j = 25\text{ °C}$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
V _{(BR)DSS}	drain-source breakdown voltage	I _D = 0.25 mA; V _{GS} = 0 V				
		T _J = 25 °C	55	-	-	V
		T _J = −55 °C	50	-	-	V
V _{GS(th)}	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS} ; Figure 9				
		T _J = 25 °C	1.1	1.5	2	V
		T _J = 175 °C	0.5	-	-	V
		T _J = −55 °C	-	-	2.3	V
I _{DSS}	drain-source leakage current	V _{DS} = 55 V; V _{GS} = 0 V				
		T _J = 25 °C	-	0.02	1	μA
		T _J = 175 °C	-	-	500	μA
I _{GSS}	gate-source leakage current	V _{GS} = ±10 V; V _{DS} = 0 V	-	2	100	nA
R _{DSon}	drain-source on-state resistance	V _{GS} = 5 V; I _D = 25 A; Figure 7 and 8				
		T _J = 25 °C	-	5.1	6.0	mΩ
		T _J = 175 °C	-	-	12	mΩ
		V _{GS} = 4.5 V; I _D = 25 A	-	-	6.4	mΩ
		V _{GS} = 10 V; I _D = 25 A	-	4.8	5.4	mΩ
Dynamic characteristics						
Q _{g(tot)}	total gate charge	V _{GS} = 5 V; V _{DD} = 44 V;	-	60	-	nC
Q _{gs}	gate-to-source charge	I _D = 25 A; Figure 14	-	11	-	nC
Q _{gd}	gate-to-drain (Miller) charge		-	22	-	nC
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 25 V;	-	5674	7565	pF
C _{oss}	output capacitance	f = 1 MHz; Figure 12	-	755	906	pF
C _{rss}	reverse transfer capacitance		-	255	349	pF
t _{d(on)}	turn-on delay time	V _{DD} = 30 V; R _L = 1.2 Ω;	-	37	-	ns
t _r	rise time	V _{GS} = 5 V; R _G = 10 Ω	-	95	-	ns
t _{d(off)}	turn-off delay time		-	177	-	ns
t _f	fall time		-	106	-	ns
L _d	internal drain inductance	from drain lead 6 mm from package to centre of die	-	4.5	-	nH
		from contact screw on mounting base to centre of die SOT78	-	3.5	-	nH
		from upper edge of drain mounting base to centre of die SOT404/SOT226	-	2.5	-	nH
L _s	internal source inductance	from source lead to source bond pad	-	7.5	-	nH


Table 4: Characteristics...continued
T_j = 25 °C unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Source-drain diode						
V _{SD}	source-drain (diode forward) voltage	I _S = 40 A; V _{GS} = 0 V; Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	I _S = 20 A; dI _S /dt = -100 A/μs	-	64	-	ns
Q _r	recovered charge	V _{GS} = -10 V; V _{DS} = 30 V	-	79	-	nC




$T_J = 25\text{ }^{\circ}\text{C}$; $t_p = 300\text{ }\mu\text{s}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




$T_J = 25\text{ }^{\circ}\text{C}$; $I_D = 25\text{ A}$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.




$T_J = 25\text{ }^{\circ}\text{C}$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DSon}}{R_{DSon}(25^{\circ}\text{C})}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_J = 25 \text{ }^\circ\text{C}$; $V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$T_J = 25 \text{ }^\circ\text{C}$; $V_{DS} = 25 \text{ V}$

Fig 11. Forward transconductance as a function of drain current; typical values.




$V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




$V_{DS} = 25\text{ V}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.



$T_j = 25\text{ }^{\circ}\text{C}; I_D = 25\text{ A}$

Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.




$V_{GS} = 0\text{ V}$

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values.

6. Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	c	D	D ₁	E	e	L	L ₁ ⁽¹⁾	L ₂ max.	p	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2

Note


1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT78		3-lead TO-220AB	SC-46			00-09-07 01-02-16

Fig 16. SOT78 (TO-220AB).

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads
(one lead cropped)

SOT404



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D _{max}	D ₁	E	e	L _p	H _D	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.80 14.80	2.60 2.20




OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						-99-06-25 01-02-12

Fig 17. SOT404 (D²-PAK)

Plastic single-ended package; low-profile 3 lead TO-220AB

SOT226



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	c	D	D ₁	E	e	L	L ₁	L ₂ ⁽¹⁾ max	Q
mm	4.5 4.1	1.40 1.27	0.9 0.7	1.3 1.0	0.7 0.4	9.65 8.65	1.5 1.1	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	2.6 2.2

Note

1. Terminals in this zone are not tinned.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT226		low-profile 3-lead TO-220AB				-99-05-27- 99-09-13

Fig 18. SOT226 (I²-PAK)

7. Soldering



Dimensions in mm.

Fig 19. Reflow soldering footprint for SOT404.

8. Revision history

Table 5: Revision history

Rev	Date	CPCN	Description
02	20021010	-	Product data; second version supersedes Rev 01 of 20020813 (9397 750 09946). Maximum figure of 0.64 K/W in Section 4 lowered to 0.58 K/W following further measurements.
01	20020813	-	Product data; initial version.

9. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

10. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

12. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

11. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

Contents

1 **Product profile** 1

1.1 Description 1

1.2 Features 1

1.3 Applications 1

1.4 Quick reference data. 1

2 **Pinning information**..... 1

3 **Limiting values**..... 2

4 **Thermal characteristics**..... 4

4.1 Transient thermal impedance 4

5 **Characteristics**..... 5

6 **Package outline** 10

7 **Soldering** 13

8 **Revision history**..... 14

9 **Data sheet status**..... 15

10 **Definitions** 15

11 **Disclaimers**..... 15

12 **Trademarks**..... 15

