Application Note

USING THE CS7620/22 WITH CCDs

INTRODUCTION

This application gives an overview of how to use the CS7620/22 with different CCDs. Each short example explains the different modes and signals involved.

Example #1 : CS7620 in Master Mode:

To select this mode, the user must set the BYPASS_PLL pin LOW and select the proper internal timing mode in the timing mode register (See CS7620 Register Configuration). The CS7620 will provide vertical and horizontal outputs to the vertical driver/CCD. It only requires external clock, EXPOSE and POWER DOWN signals. When PWR_DN is high, all of the CS7620 powers down except for the DAC outputs (which may be powered down through register controls). The EXPOSE signal should go high at the beginning of exposure and low at the beginning of read out. The LINE_ENA and CLAMP are not used in Master Mode and should be tied low. The use of two vertical drivers is suggested in the Sony ICX205AK datasheet. Note that the two internal DACs can be used for any bias used for the CCD.


Figure 1. Master Mode

Example #2 : CS7620 in Slave Mode:

In this example, the Sony Timing Generator/Vertical Driver is used to generate all the timing information. In this configuration, the CS7620 is in Slave Mode, therefore it requires all the timing information from an external source. The user must set the BYPASS_PLL pin HIGH and provide the following signals: EXPOSE, POWER DOWN, CLAMP, CLK_FT and CLK_DT. The EXPOSE signal is redefined as a non-readout signal. This is used so that the back end processor can account for the chip latency. The POWER DOWN pin may be use to save power. CLAMP should be high when over the DARK reference pixels. CLK_FT and CLK_DT are respectively used to sample the Feedthrough level and the pixel (data) level (See Figure 2).

CK_FT and CK_DT:

The XTAL_IN and LINE_ENA pins are redefined as the CK_FT and CK_DT signals, which sample the feedthrough and data levels, respectively. The timing for CK_FT and CK_DT is shown in Figure 3. Note that these clocks are non-overlapping.


Figure 2. Slave Mode

Figure 3. Clock Timing

Example #3 : CS7620 in Partial Master Mode:

To select this mode, the user must set the BYPASS_PLL pin LOW and the select external timing mode in the timing mode register. The CS7620 is the master of the pixel rate timing, but the line and frame timing is controlled elsewhere. In this mode, the user must control four signals: PWR_DN, EXPOSE, LINE_ENA, and CLAMP. The master PWR_DN signal may be used to conserve power during non-readout time. The EX-POSE pin is redefined as a non-readout time signal. This is used so that the back end processor can account for the chip latency (See Figure 4).

The LINE_ENA signal should be high during the vertical shift and load times, and CLAMP should be high when over the dark reference pixels. The suggested timing for these signals is shown in Figure 5. Note that the chip should be powered up at least 500 us before the beginning of readout. The CLAMP signal may also be high during the dark pixel lines at the beginning of the frame.

Figure 4. Partial Master Mode

Figure 5. Clamp and Line Enable

NOTE: In partial master mode, we have full programmability over the four horizontal signals (H1-H4) and the RG signal. This means that the rise and fall time of each signal can be individually programmed. Each adjustment made on the rise and fall time has a step of one-eighth of the pixel clock. Through reg. 2C, H1-H4 and RG delay can be fine tuned to ensure optimum sampling time with a resolution of 1.5 ns.

CS7620 Register Configuration:

To use the CS7620 with the Sony imager a handful of registers need to be modified.

Set tim_modes in Operation Control 1 register (address 06h) for Sony imager:

Master Mode

tim_modes [2:0] set to 011 for low resolution timing
tim_modes [2:0] set to 100 for high resolution timing
H clocks programmed through reg. 29h-2Ch

Slave Mode

tim_modes [2:0] set to 111 - bypass pll high

Partial Slave Mode

tim_modes [2:0] set to 111 - bypass pll low, H clocks programmed through reg. 29h-2Ch.

The amount of exposure measured in line lengths can be controlled through reg. 23h-24h. The n_extra[10:0] allows for increased exposure time while in low resolution mode. The H clocks must also be programmed for the sony CCD (Reg. 29h-2Ch).

Example #4 : CS7622:

In this example, the Sony Timing Generator/Vertical Driver is used to generate all the timing information. The CS7622 is ALWAYS Slave to the timing generator, therefore it requires all the timing information from an external source (See Figure 6).

The presence of black pixels in the CCD output is indicated by the CLAMP pulse, which must be fed to the CS7622. The input clocks CLK_FT and CLK_DT are used to set up the sampling times and also to generate the digital clock. These clocks need to be running when processing pixels from the CCD, accessing the registers or performing calibration. The timing of these clocks is important to ensure optimum settling times and sampling the correct value. CLK_FT and CLK_DT need to be non-overlapping pulses made as wide as possible to give long settling times. The falling edge of CK_FT should be close to the end of feedthrough while the falling edge of CK_DT should be close to the end of the data section of the CCD signal. See figure 7, connection diagram, for more details on how to interface the CS7622.

Figure 6. CS7622 (Always Slave)

Figure 7. Connection Diagram

## *Non-Overlap clock generator circuit:*

This circuit will allow you to generate a non-overlap clock.

Figure 8. Non-Overlap Clock Generator

* Refer to CS7622 Datasheet for timing information.

U7
CXD2460R

1	CKO	AVD0	8
3	CKI	AVD1	14
		AVD2	16
4	OSC0	Vpp0	6
5	OSCI	VDD1	26
15	XCPDM	RG	9
17	XSHP	H1	12
18	XSHD	H2	13
19	XRS	V1	40
21	PBLK	V2A	42
22	XCPOB	V2B	44
24	RST	V3	41
47	DSGAT	SUB	45
29	SEN	ADCLK	23
30	SSK		
31	SSI	2MCK	27
48	PS	MCK	25
32	id	VL	46
33	exp	VH	43
34	HRO		
35	FRO	VM	39
37	HRI	Vss0	2
38	FRI	Vss1	10
		Vss2	11
7	test1	Vss3	20
28	test2	Vss4	36

C7 0.1UF   C7 0.1UF   C7 0.1UF   C7 0.1UF   C7 0.1UF   C7 4.7uF
C7 0.1uF
C7 0.47uF
C7 4.7uF   C7 0.1UF   C7 4.7uF   C7 0.1UF

3.3V
15V
MMBD914LT1
D7
R7 100K

U7
ICX205AK

3	Vo2B	VDD	11
4	Vo3		
2	Vo2A	Vout	10
1	Vo1	GND2	9
19	Ho1	VL	15
20	Ho2	CSUB	17
18	oRG	oSUB	13
16	NC1	GND1	7
14	NC2	GND3	12
5	NC3		
6	NC4		
8	NC5		

C7 0.1uF
R7 1M
C7 2200pF   C7 0.1uF   C7 3.3uF

15V
C7 0.01uF   C7 22uF

15V
R7 51R
Q7 BFR92A
C7 0.1uF
100R   R7
-6V
R7 1K0
C7 0.1uF

U7
CS7622

11	AIN	VDDA	13
8	SENB	VDDD	28
6	SDATO		
7	SDATI	DO12	4
5	SCLK	DO11	1
16	DIAG0	DO10	2
		DO9	3
9	TEST	DO8	32
		DO7	30
17	RESET	DO6	31
18	CLAMP	DO5	27
19	CK_FT	DO4	26
20	CK_DT	DO3	25
15	REF_CP	DO2	24
14	REF_CN	DO1	23
10	BG_RES	DO0	22
		CLKO	21
		GNDA	12
		GNDD	29

3.3V   3.3V
C7 0.01uF   C7 0.1uF
C7 0.01uF   C7 0.1uF

C7 1uF
R7 10K, 1%

U7A
74HC04

U7A
74HC04

U7A
74HC04

• Notes •

SMART Analog™