



# ADL5306

©Analog Devices, Inc., 2003

# ADL5306-SPECIFICATIONS

$V_P = 5V$ ,  $V_N = 0$ ,  $T_A = 25^\circ C$ ,  $R_{REF} = 200k\Omega$ , unless otherwise noted

Parameters	Conditions	Min	Typ	Max	Units
<b>INPUT INTERFACE</b>					
Specified Current Range, $I_{PD}$	Pin 4, <b>INPT</b> , Pin 3, <b>IREF</b> Flows toward <b>INPT</b> pin	100n		100μ	A
Input Current Min/Max Limits	Flows toward <b>INPT</b> pin			10m	A
Reference Current, $I_{REF}$ , Range	Flows toward <b>IREF</b> pin	100n		100μ	A
Summing Node Voltage	Internally pre-set; may be altered by user	0.46	0.5	0.54	V
Temperature Drift	$-40^\circ C < T_A < +85^\circ C$		0.015		mV/°C
Input Offset Voltage	$V_{IN} - V_{SUM}$ , $V_{IREF} - V_{SUM}$	-20		20	mV
<b>LOGARITHMIC OUTPUT</b>					
Logarithmic Slope	Pin 9, <b>VLOG</b>  $-40^\circ C < T_A < +85^\circ C$	190	200	210	mV/dec
Logarithmic Intercept <sup>1</sup>	$-40^\circ C < T_A < +85^\circ C$	185		215	mV/dec
	$-40^\circ C < T_A < +85^\circ C$	TBD	1	TBD	nA
Law Conformance Error	$100\text{ nA} < I_{PD} < 100\text{ μA}$		0.1	TBD	dB
Wideband Noise <sup>2</sup>	$I_{PD} > 1\text{ μA}$		0.7		μV/√Hz
Small Signal Bandwidth <sup>2</sup>	$I_{PD} > 1\text{ μA}$		0.7		MHz
Maximum Output Voltage			1.7		V
Minimum Output Voltage	Limited by $V_N = 0\text{ V}$		0.01		V
Output Resistance		4.375	5	5.625	kΩ
<b>REFERENCE OUTPUT</b>					
Voltage wrt Ground	Pin 2, <b>VREF</b>  $-40^\circ C < T_A < +85^\circ C$	2.435	2.5	2.565	V
		2.4		2.6	V
Maximum Output Current	Sourcing (grounded load)		20		mA
Incremental Output Resistance	Load current $< 10\text{ mA}$		2		Ω
<b>OUTPUT BUFFER</b>					
Input Offset Voltage	Pin 10, <b>BFIN</b> ; pin 11, <b>SCAL</b> ; pin 12, <b>VOUT</b>	-20		20	mV
Input Bias Current	Flowing out of pin 10 or 11		0.4		μA
Incremental Input Resistance			35		MΩ
Output Range	$R_L = 1\text{ kΩ}$ to ground		$V_P - 0.1$		V
Incremental Output Resistance	Load current $< 10\text{ mA}$		0.5		Ω
Peak Source/Sink Current			50		mA
Small Signal Bandwidth	GAIN = 1		TBD		MHz
Slew Rate	0.2V to 4.8V output swing		15		V/μs
<b>POWER SUPPLY</b>					
Positive Supply Voltage	Pins 8, <b>VPOS</b> ; pin 6, <b>VNEG</b> ( $V_P - V_N$ ) $\leq 11\text{ V}$	3	5	5.5	V
Quiescent Current			5.4	6.5	mA
Negative Supply Voltage (Optional)	( $V_P - V_N$ ) $\leq 11\text{ V}$	-5.5	0		V


## Notes

- Other values of logarithmic intercept can be achieved by adjustment of  $R_{REF}$
- Output Noise and Incremental Bandwidth are functions of Input Current, measure using output buffer connected for GAIN = 1.

## ABSOLUTE MAXIMUM RATINGS\*

Supply Voltage $V_P - V_N$	12 V
Input Current	20mA
Internal Power Dissipation	TBD
$\theta_{JA}$	135°C/W
Maximum Junction Temperature	+125°C
Operating Temperature Range	-40° C to +85°C
Storage Temperature Range	-65° C to +150°C
Lead Temperature Range (Soldering 60 sec)	+300°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## Pin Function Descriptions

Pin	Name	Function
1	NC	N/A
2	VREF	Reference output voltage of 2.5 V.
3	IREF	Accepts (sinks) reference current, $I_{REF}$ .
4	INPT	Accepts (sinks) photodiode current $I_{PD}$ . Usually connected to photodiode anode such that photo-current flows into <b>INPT</b> .
5	VSUM	Guard Pin. Used to shield the <b>INPT</b> current line and for optional adjustment of the <b>INPT</b> and <b>IREF</b> node potential.
6,7	VNEG	Optional Negative Supply, $V_N$ (this pin is usually grounded; for details of usage see APPLICATIONS).
8	VPOS	Positive Supply, ( $V_P - V_N$ ) $\leq$ 11V.
9	VLOG	Output of the logarithmic front-end.
10	BFIN	Buffer Amplifier non-inverting input.
11	SCAL	Buffer Amplifier inverting input.
12	VOUT	Buffer Output.
13,14,15,16	COMM	Analog Ground.

## CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8305 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy [ $>250$  V HBM] electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




## ORDERING GUIDE

Model	Temp. Range	Package Description	Package Option
ADL5306ACP	-40 °C to +85 °C	16-Lead LFCSP	CP-16
ADL5306ACP-REEL7		7" Tape and Reel	
ADL5306-EVAL		Evaluation Board	


Typical Performance Characteristics ( $V_P = 5V$ ,  $V_N = 0V$ ,  $R_{REF} = 200k\Omega$ ,  $T_A = 25^\circ C$ , unless noted)




TPC 1.  $V_{LOG}$  vs.  $I_{PD}$  for Multiple Temperatures




TPC 2.  $V_{LOG}$  vs.  $I_{REF}$  for Multiple Temperatures




TPC 3.  $V_{LOG}$  vs.  $I_{PD}$  for Multiple Values of  $I_{REF}$  (Decade Steps from 10 nA to 1 mA)



TPC 4. Law Conformance Error vs.  $I_{PD}$  (at  $I_{REF} = 10uA$ ) for Multiple Temperatures, Normalized to 25°C



TPC 5. Law Conformance Error vs.  $I_{REF}$  (at  $I_{PD} = 10uA$ ) for Multiple Temperatures, Normalized to 25°C



TPC 6. Law Conformance Error vs.  $I_{PD}$  for Multiple Values of  $I_{REF}$  (Decade Steps from 10 nA to 1 mA)

## GENERAL STRUCTURE

The ADL5306 addresses a wide variety of interfacing conditions to meet the needs of fiber-optic supervisory systems, and will also be useful in many non-optical applications. These notes explain the structure of this unique style of translinear log amp. Figure 1 is a simplified schematic showing the key elements.




Figure 1: Simplified Schematic

The photodiode current  $I_{PD}$  is received at pin **INPT**. The voltage at this node is essentially equal to that on the two adjacent guard pins, **VSUM** and **IREF**, due to the low offset voltage of the JFET op amp. Transistor Q1 converts the input current  $I_{PD}$  to a corresponding logarithmic voltage, as shown in Equation (1). A finite positive value of  $V_{SUM}$  is needed to bias the collector of Q1, for the usual case of a single supply voltage. This is internally set to 0.5 V, that is, one fifth of the reference voltage of 2.5 V appearing on pin **VREF**. The resistance at the **VSUM** pin is nominally 16 kΩ; this voltage is not intended as a general bias source.

The ADL5306 also supports the use of an optional negative supply voltage,  $V_N$ , at pin **VNEG**. When  $V_N$  is  $-0.5$  V or more negative, **VSUM** may be connected to ground; thus **INPT** and **IREF** assume this potential. This allows operation as a voltage-input logarithmic converter by the inclusion of a series resistor at either or both inputs. Note that the resistor setting  $I_{REF}$  will need to be adjusted to maintain the intercept value. It should also be noted that the collector-emitter voltages of Q1 and Q2 are now the full  $V_N$ , and effects due to self-heating will cause errors at large input currents.

The input-dependent  $V_{BE1}$  of Q1 is compared with the reference  $V_{BE2}$  of a second transistor, Q2, operating at  $I_{REF}$ . This is generated externally, to a recommended value of 10  $\mu$ A. However, other values over a several-decades range can be used with a slight degradation in law conformance (see TPC1).

## Theory

The base-emitter voltage of a BJT (bipolar junction transistor) can be expressed by the following equation, which immediately shows its basic logarithmic nature:

$$V_{BE} = kT/q \ln(I_C/I_S) \quad (1)$$

where  $I_C$  is its collector current,  $I_S$  is a scaling current,

typically only  $10^{-17}$  A, and  $kT/q$  is the thermal voltage, proportional to absolute temperature (PTAT) and is 25.85mV at 300K. The current  $I_S$  is never precisely defined, and it exhibits an even stronger temperature dependence, varying by a factor of roughly a billion between  $-35^\circ\text{C}$  and  $+85^\circ\text{C}$ . Thus, to make use of the BJT as an accurate logarithmic element, both of these temperature-dependencies must be eliminated.

The difference between the base-emitter voltages of a matched pair of BJTs, one operating at the photodiode current  $I_{PD}$  and the second operating at a reference current  $I_{REF}$  can be written as

$$\begin{aligned} V_{BE1} - V_{BE2} &= kT/q \ln(I_{PD}/I_S) - kT/q \ln(I_{REF}/I_S) \\ &= \ln(10) kT/q \log_{10}(I_{PD}/I_{REF}) \quad (2) \\ &= 59.5\text{mV} \log_{10}(I_{PD}/I_{REF}) \quad (T = 300\text{K}) \end{aligned}$$

The uncertain and temperature-dependent saturation current  $I_S$  which appears in Equation (1) has thus been eliminated. To eliminate the temperature variation of  $kT/q$  this difference voltage is processed by what is essentially an analog divider. Effectively, it puts a variable under equation (2). The output of this process, which also involves a conversion from voltage-mode to current-mode, is an intermediate, temperature-corrected current:

$$I_{LOG} = I_Y \log_{10}(I_{PD}/I_{REF}) \quad (3)$$

where  $I_Y$  is an accurate, temperature-stable *scaling current* which determines the slope of the function (the change in current per decade). For the ADL5306,  $I_Y$  is 44  $\mu$ A, resulting in a temperature-independent slope of 44  $\mu$ A/decade, for all values of  $I_{PD}$  and  $I_{REF}$ . This current is subsequently converted back to a voltage-mode output,  $V_{LOG}$ , scaled 200mV/decade.

It is apparent that this output should be zero for  $I_{PD} = I_{REF}$ , and would need to swing negative for smaller values of input current. To avoid this,  $I_{REF}$  would need to be as small as the smallest value of  $I_{PD}$ . However, it is impractical to use such a small reference current as 1 nA. Accordingly, an internal offset voltage is added to  $V_{LOG}$  to shift it upward by 0.8 V. This has the effect of moving the intercept to the left by 4 decades, from 10  $\mu$ A to 1 nA:

$$I_{LOG} = I_Y \log_{10}(I_{PD}/I_{INTC}) \quad (4)$$

where  $I_{INTC}$  is the operational value of the intercept current. Since values of  $I_{PD} < I_{INTC}$  result in a negative  $V_{LOG}$ , a negative supply of sufficient value is required to accommodate this situation (discussed later).

The voltage  $V_{LOG}$  is generated by applying  $I_{LOG}$  to an internal resistance of 4.55 kΩ, formed by the parallel combination of a 6.69 kΩ resistor to ground and the 14.2 kΩ resistor to the internal 2.5V reference. The output current  $I_{LOG}$  generates a voltage at the **VLOG** pin of

$$\begin{aligned} V_{LOG} &= I_{LOG} \times 4.55 \text{ k}\Omega \\ &= 44 \mu\text{A} \times 4.55 \text{ k}\Omega \times \log_{10} (I_{PD} / I_{REF}) \\ &= V_Y \log_{10} (I_{PD} / I_{REF}) \end{aligned} \quad (5)$$

where  $V_Y = 200 \text{ mV/decade}$ , or  $10 \text{ mV/dB}$ . Note that any resistive loading on **VLOG** will lower this slope, and also result in an overall scaling uncertainty, due to the variability of the on-chip resistors. Consequently, this practice is not recommended.

$V_{LOG}$  may also swing below ground when dual supplies ( $V_P$  and  $V_N$ ) are used. When  $V_N = -0.5\text{V}$  or larger, the input pins **INPT** and **IREF** may now be positioned at ground level by simply grounding **VSUM**.

## Managing Intercept and Slope

As noted above, this introduces an accurate offset voltage of  $+0.8\text{V}$  at the **VLOG** pin, equivalent to four decades, resulting in a logarithmic transfer function that can be written as

$$\begin{aligned} V_{LOG} &= V_Y \log_{10} (10^4 \times I_{PD} / I_{REF}) \\ &= V_Y \log_{10} (I_{PD} / I_{INTC}) \end{aligned} \quad (6)$$

where  $I_{INTC} = I_{REF} / 10^4$ .

Thus, the effective intercept current  $I_{INTC}$  is only one ten-thousandth of  $I_{REF}$ , corresponding to  $10 \text{ nA}$  when using the recommended value of  $I_{REF} = 100 \mu\text{A}$ .

The slope can be reduced by attaching a resistor to the **VLOG** pin. This is strongly discouraged, in view of the fact that the on-chip resistors will not ratio correctly to the added resistance. Also, it is rare that one would wish to lower the basic slope of  $10 \text{ mV/dB}$ , and if this is needed, it should be effected at the low-impedance output of the buffer, which is provided to avoid such miscalibration and also allow higher slopes to be used.

The ADL5306 buffer is essentially an uncommitted op-amp with rail-to-rail output swing, good load-driving capabilities and a unity-gain bandwidth of  $>20 \text{ MHz}$ . In addition to allowing the introduction of gain, using standard feedback networks, and thereby increase the slope voltage,  $V_Y$ , the buffer can be used to implement multi-pole low-pass filters, threshold detectors, and a variety of other functions. Further details of these can be found in the Data Sheet for the AD8304.

## Response Time and Noise Considerations

The response time and output noise of the ADL5306 are fundamentally a function of the signal current  $I_{PD}$ . For small currents the bandwidth is proportional to  $I_{PD}$ . The output low-frequency voltage-noise spectral-density is a function of  $I_{PD}$  and also increases for small values of  $I_{REF}$ . Details of the noise and bandwidth performance of translinear log amps can be found in the AD8304 Data Sheet.

## APPLICATIONS

The ADL5306 is easy to use in optical supervisory systems and in similar situations where a wide-ranging current is to be converted to its logarithmic equivalent, that is, represented in decibel terms. Basic connections for measuring a single current input are shown in Figure 2, which also includes various non-essential components, as will be explained.




Figure 2: Basic Connections for Fixed Intercept Use

The  $2 \text{ V}$  difference in voltage between the **VREF** and **INPT** pins in conjunction with the external  $200 \text{ k}\Omega$  resistor  $R_{REF}$  provide a reference current  $I_{REF}$  of  $100 \mu\text{A}$  into pin **IREF**. The internal reference raises the voltage at **VLOG** by  $0.8\text{V}$ , effectively lowering the intercept current  $I_{INTC}$  by a factor of  $10^4$ , to position it at  $1 \text{ nA}$ . Any temperature variation in  $R_{REF}$  must be taken into account when estimating the stability of the intercept. Also, the overall noise will increase when using very low values of  $I_{REF}$ . In fixed-intercept applications, there is little benefit in using a large reference current, since this only compresses the low-current end of the dynamic range, when operated from a single supply, here shown as  $5 \text{ V}$ . The capacitor between **VSUM** and ground is recommended to minimize the noise on this node and help to provide a clean reference current.

Since the basic scaling at **VLOG** is  $0.2 \text{ V/dec}$ , and thus a swing of  $4\text{V}$  at the buffer output would correspond to 20 decades, it will often be useful to raise the slope, to make better use of the rail-to-rail voltage range. For illustrative purposes, the circuit in Figure 2 provides an overall slope of  $0.5 \text{ V/dec}$  ( $25 \text{ mV/dB}$ ). Thus, using  $I_{REF} = 100 \mu\text{A}$ ,  $V_{LOG}$  runs from  $0.2 \text{ V}$  at  $I_{PD} = 100 \text{ nA}$  to  $0.8 \text{ V}$  at  $I_{PD} = 100 \mu\text{A}$  while the buffer output runs from  $0.5$  to  $2.0 \text{ V}$ , corresponding to a dynamic range of  $60 \text{ dB}$  (electrical, that is,  $30 \text{ dB}$  optical power).

The optional capacitor from **VLOG** to ground forms a single-pole low-pass filter in combination with the  $4.55\text{-k}\Omega$  resistance at this pin. For example, using a  $C_{FLT}$  of  $10 \text{ nF}$  the  $-3\text{dB}$  corner frequency is  $3.2 \text{ kHz}$ . Such filtering is useful in minimizing the output noise, particularly when  $I_{PD}$  is small. Multi-pole filters are more effective in reducing the total noise; examples are provided in the AD8304 Data Sheet.

The dynamic response of this overall input system is influenced by the external RC networks connected from the two inputs (**INPT**, **IREF**) to ground. These

are required to stabilize the input systems over the full current range. The bandwidth changes with the input current due to the widely varying *pole* frequency. The RC network adds a *zero* to the input system to ensure stability over the full range of input current levels. The network values shown in Figure 2 will usually suffice, but some experimentation may be necessary when the photodiode capacitance is high.

Although the two current inputs are similar, some care is needed to operate the reference input at extremes of current (<100nA) and temperature (<0°C). Modifying the RC network to 4.7nF and 2kΩ will allow operation to -40°C at 10nA. By inspecting the transient response to perturbations in  $I_{REF}$  at representative current levels, the capacitor value can be adjusted to provide fast rise and fall times with acceptable settling. To fine tune the network *zero*, the resistor value should be adjusted.

## USING A NEGATIVE SUPPLY

Most applications of the ADL5306 will require only a single supply of 3.0 V to 5.5 V. However, to provide further versatility, dual supplies may be employed, as illustrated in Figure 4.





Figure 4: Negative Supply Application

The use of a negative supply,  $V_N$ , allows the summing node to be placed at ground level whenever the input transistor (Q1 in Figure 1) has a sufficiently negative bias on its emitter. When  $V_N = -0.5$  V, the  $V_{CE}$  of Q1 and Q2 will be the same as for the default case when **VSUM** is grounded. This bias need not be accurate, and a poorly defined source can be used. The source does however need to be able to support the quiescent current as well as the **INPT** and **IREF** signal current. For example, it may be convenient to utilize a forward-biased junction voltage of about 0.7V or a Schottky barrier voltage of a little over 0.5 V. With the summing node at ground, the ADL5306 may now be used as a voltage-input log amp, at either the numerator input **INPT** or the denominator input **IREF** by inserting a suitably scaled resistor from the voltage source to the relevant pin. The overall accuracy for small input voltages is limited by the voltage offset at the inputs of the JFET op amps.

The use of a negative supply also allows the output to swing below ground, thereby allowing the intercept to correspond to a midrange value of  $I_{PD}$ . However, the voltage  $V_{LOG}$  remains referenced to the **ACOM** pin, and while it does not swing negative for default operating conditions, it is free to do so. Thus, adding a resistor from **VLOG** to the negative supply lowers all values of  $V_{LOG}$ , which raises the intercept. The disadvantage of this method is that the slope is reduced by the shunting of the external resistor, and the poorly-defined ratio of on-chip and off-chip resistances causes errors in both the slope and the intercept. A more accurate method for repositioning the intercept is described below.

OUTLINE DIMENSIONS



Dim	Min.	Nom.	Max
A	0.80	0.85	1.00
A1	0.00	0.01	0.05
A2		0.65	0.80
A3		0.20 REF	
e	0°		12°

Dim	Min.	Nom.	Max
D	2.75	3.00	3.25
D1	2.55	2.75	2.95
D2	1.15	1.30	1.45
E	2.75	3.00	3.25
E1	2.55	2.75	2.95
E2	1.15	1.30	1.45
L	0.30	0.40	0.50

Dim	Min.	Nom.	Max
b	0.18	0.23	0.30
e		0.50 BSC	
P	0.24	0.42	0.60