


Digital transistors (built-in resistor)

DTA115TE / DTA115TUA / DTA115TKA / DTA115TSA

Features

- Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors.
- The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input, and parasitic effects are almost completely eliminated.
- Only the on / off conditions need to be set for operation, making device design easy.
- Higher mounting densities can be achieved.

Circuit schematic**Electrical characteristics (Ta=25°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Collector-base breakdown voltage	BV _{CBO}	-50	—	—	V	I _c =-50 μA
Collector-emitter breakdown voltage	BV _{C EO}	-50	—	—	V	I _c =-1mA
Emitter-base breakdown voltage	BV _{EBO}	-5	—	—	V	I _e =-50 μA
Collector cutoff current	I _{cBO}	—	—	-0.5	μA	V _{cB} =-50V
Emitter cutoff current	I _{eBO}	—	—	-0.5	μA	V _{EB} =-4V
Collector-emitter saturation voltage	V _{CE(sat)}	—	—	-0.3	V	I _c /I _e =-1mA/-0.1mA
DC current transfer ratio	h _{FE}	100	250	600	—	I _c =-1mA, V _{ce} =-5V
Input resistance	R _i	70	100	130	kΩ	—
Transition frequency	f _r	—	250	—	MHz	V _{ce} =-10V, I _e =5mA, f=100MHz *

* Transition frequency of the device.

(96-259-A115T)

Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-base voltage	V _{CBO}	-50	V
Collector-emitter voltage	V _{C EO}	-50	V
Emitter-base voltage	V _{EBO}	-5	V
Collector current	I _c	-100	mA
Collector power dissipation	DTA115TE DTA115TUA / DTA115TKA DTA115TSA	150	
	P _c	200	mW
		300	
Junction temperature	T _j	150	°C
Storage temperature	T _{stg}	-55~+150	°C

Package, marking, and packaging specifications


Part No.	DTA115TE	DTA115TUA	DTA115TKA	DTA115TSA
Package	EMT3	UMT3	SMT3	SPT
Marking	99	99	99	—
Packaging code	TL	T106	T146	TP
Basic ordering unit (pieces)	3000	3000	3000	5000

Digital transistors (built-in resistor)

DTC115TUA / DTC115TKA / DTC115TSA

Features

- Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors.
- The bias resistors consist of thin-film resistors with complete isolation to allow negative biasing of the input, and parasitic effects are almost completely eliminated.
- Only the on / off conditions need to be set for operation, making device design easy.
- Higher mounting densities can be achieved.

Circuit schematic**Electrical characteristics (Ta=25°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Collector-base breakdown voltage	BV _{CBO}	50	—	—	V	I _c =50 μA
Collector-emitter breakdown voltage	BV _{C EO}	50	—	—	V	I _c =1mA
Emitter-base breakdown voltage	BV _{EBO}	5	—	—	V	I _e =50 μA
Collector cutoff current	I _{cBO}	—	—	0.5	μA	V _{cB} =50V
Emitter cutoff current	I _{eBO}	—	—	0.5	μA	V _{EB} =4V
Collector-emitter saturation voltage	V _{CE(sat)}	—	—	0.3	V	I _c /I _e =1mA/0.1mA
DC current transfer ratio	h _{FE}	100	250	600	—	I _c =1mA, V _{ce} =5V
Input resistance	R _i	70	100	130	kΩ	—
Transition frequency	f _r	—	250	—	MHz	V _{ce} =10V, I _e =5mA, f=100MHz *

* Transition frequency of the device.

Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Collector-base voltage	V _{CBO}	50	V
Collector-emitter voltage	V _{C EO}	50	V
Emitter-base voltage	V _{EBO}	5	V
Collector current	I _c	100	mA
Collector power dissipation	DTC115TUA / DTC115TKA DTC115TSA	200	mW
	P _c	300	
Junction temperature	T _j	150	°C
Storage temperature	T _{stg}	-55~+150	°C

Package, marking, and packaging specifications

Part No.	DTC115TUA	DTC115TKA	DTC115TSA
Package	UMT3	SMT3	SPT
Marking	09	09	—
Packaging code	T106	T146	TP
Basic ordering unit (pieces)	3000	3000	5000