INTEGRATED CIRCUITS

DATA SHEET

74LVC1G00Single 2-input NAND gate

Product specification Supersedes data of 2001 Apr 05 2002 May 15





Single 2-input NAND gate

74LVC1G00

FEATURES

- Wide supply voltage range from 1.65 to 5.5 V
- · High noise immunity
- Complies with JEDEC standard:
 - JESD8-7 (1.65 to 1.95 V)
 - JESD8-5 (2.3 to 2.7 V)
 - JESD8B/JESD36 (2.7 to 3.6 V).
- ±24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance ≤ 250 mA
- · Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 to +125 °C.

DESCRIPTION

The 74LVC1G00 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Input can be driven from either 3.3 or 5 V devices. These features allow the use of these devices in a mixed 3.3 and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using I_{off} . The I_{off} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The 74LVC1G00 provides the single 2-input NAND function.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f \le 2.5 \, \text{ns}$.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay	$V_{CC} = 1.8 \text{ V}; C_L = 30 \text{ pF}; R_L = 1 \text{ k}\Omega$	3.3	ns
	inputs A, B to output Y	$V_{CC} = 2.5 \text{ V}; C_L = 30 \text{ pF}; R_L = 500 \Omega$	2.2	ns
		$V_{CC} = 2.7 \text{ V}; C_L = 50 \text{ pF}; R_L = 500 \Omega$	2.8	ns
		$V_{CC} = 3.3 \text{ V; } C_L = 50 \text{ pF; } R_L = 500 \Omega$	2.2	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 50 \text{ pF}; R_L = 500 \Omega$	1.8	ns
Cı	input capacitance		5	pF
C _{PD}	power dissipation capacitance per buffer	V _{CC} = 3.3 V; notes 1 and 2	14	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

2. The condition is $V_I = GND$ to V_{CC} .

Single 2-input NAND gate

74LVC1G00

FUNCTION TABLE

See note 1.

INF	OUTPUT	
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

Note

1. H = HIGH voltage level;


L = LOW voltage level.


ORDERING INFORMATION

			PACKAGE			
TYPE NUMBER	TEMPERATURE PINS PACKAGE MATERIAL CODE					MARKING
74LVC1G00GW	-40 to +125 °C	5	SC-88A	plastic	SOT353	VA
74LVC1G00GV	–40 to +125 °C	5	SC-74A	plastic	SOT753	V00

PINNING


PIN	SYMBOL	DESCRIPTION
1	В	data input B
2	Α	data input A
3	GND	ground (0 V)
4	Υ	data output Y
5	V _{CC}	supply voltage






Single 2-input NAND gate

74LVC1G00





RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	active mode	0	V _{CC}	V
		V _{CC} = 0 V; Power-down mode	0	5.5	V
T _{amb}	operating ambient temperature		-40	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.65 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 5.5 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input diode current	V _I < 0	_	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I _{OK}	output diode current	$V_O > V_{CC}$ or $V_O < 0$	_	±50	mA
Vo	output voltage	active mode; notes 1 and 2	-0.5	V _{CC} + 0.5	V
		Power-down mode; notes 1 and 2	-0.5	+6.5	V
Io	output diode current	$V_O = 0$ to V_{CC}	_	±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _D	power dissipation per package	for temperature range from -40 to +125 °C	_	250	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

Philips Semiconductors

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST COND	ITIONS	T _{amb} (°C)					
SYMBOL	PARAMETER	OTHER	V 00		−40 to +85			−40 to +125	
		OTHER	V _{CC} (V)	MIN.	TYP. (1)	MAX.	MIN.	MAX.	
V _{IH}	HIGH-level input		1.65 to 1.95	$0.65 \times V_{CC}$	_	_	0.65 × V _{CC}	_	V
	voltage		2.3 to 2.7	1.7	_	_	1.7	_	V
			2.7 to 3.6	2.0	_	_	2.0	_	V
			4.5 to 5.5	$0.7 \times V_{CC}$	_	_	$0.7 \times V_{CC}$	_	V
V _{IL}	LOW-level input		1.65 to 1.95	_	_	$0.35 \times V_{CC}$	_	$0.35 \times V_{CC}$	V
	voltage		2.3 to 2.7	_	_	0.7	_	0.7	V
			2.7 to 3.6	_	_	0.8	_	0.8	V
			4.5 to 5.5	_	_	$0.3 \times V_{CC}$	_	$0.3 \times V_{CC}$	V
V _{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL}							
	voltage	I _O = 100 μA	1.65 to 5.5	_	_	0.1	_	0.1	V
		$I_O = 4 \text{ mA}$	1.65	_	_	0.45	_	0.70	V
		$I_O = 8 \text{ mA}$	2.3	_	_	0.3	_	0.45	V
		I _O = 12 mA	2.7	_	_	0.4	_	0.60	V
		I _O = 24 mA	3.0	_	_	0.55	-	0.80	V
		I _O = 32 mA	4.5	_	_	0.55	_	0.80	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}							
	output voltage	$I_{O} = -100 \mu A$	1.65 to 5.5	V _{CC} – 0.1	_	_	V _{CC} – 0.1	_	V
		$I_O = -4 \text{ mA}$	1.65	1.2	_	_	0.95	_	V
		$I_O = -8 \text{ mA}$	2.3	1.9	_	_	1.7	_	V
		$I_{O} = -12 \text{ mA}$	2.7	2.2	_	_	1.9	_	V
		I _O = -24 mA	3.0	2.3	_	_	2.0	_	V
		$I_{O} = -32 \text{ mA}$	4.5	3.8	_	_	3.4	_	V
I _I	input leakage current	V _I = 5.5 V or GND	5.5	_	±0.1	±5	_	±100	μΑ

Philips Semiconductors

		TEST COND	ITIONS	T _{amb} (°C)					
SYMBOL	PARAMETER	OTHER	V 00	-40 to +85 -40 to +125			+125	UNIT	
		OTHER	V _{CC} (V)	MIN.	TYP.(1)	MAX.	MIN.	MAX.	
I _{off}	power OFF leakage current	V_I or $V_O = 5.5 \text{ V}$	0	_	±0.1	±10	_	±200	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	0.1	10	_	200	μΑ
Δl _{CC}	additional quiescent supply current per pin	$V_1 = V_{CC} - 0.6 \text{ V};$ $I_0 = 0$	2.3 to 5.5	_	5	500	_	5000	μΑ

Note

1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

Single 2-input NAND gate


74LVC1G00

AC CHARACTERISTICS

 $GND = 0 \text{ V; } t_r = t_f \leq 2.0 \text{ ns.}$

		TEST COND	OITIONS			T _{amb} (°C)				
SYMBOL	PARAMETER	WAVEFORMS	V (A)		–40 to +8	35	−40 t	UNIT		
		WAVEFORING	V _{CC} (V)	MIN. TYP.		MAX.	MIN.	MAX.		
t _{PHL} /t _{PLH}	propagation delay	see Figs 5 and 6	1.65 to 1.95	1.0	3.3	8.0	1.0	10.5	ns	
	A, B to Y		2.3 to 2.7	0.5	2.2	5.5	0.5	7.0	ns	
			2.7	0.5	2.6	5.8	0.5	7.5	ns	
				3.0 to 3.6	0.5	2.2	4.7	0.5	6.0	ns
			4.5 to 5.5	0.5	1.8	4.0	0.5	5.5	ns	

AC WAVEFORMS




V	V	IN	PUT	
V _{CC}	V _M	Vı	$t_r = t_f$	
1.65 to 1.95 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.0 ns	
2.3 to 2.7 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.0 ns	
2.7 V	1.5 V	2.7 V	≤ 2.5 ns	
3.0 to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns	
4.5 to 5.5 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.5 ns	

 V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.5 A, B to Y propagation delay times.

Single 2-input NAND gate

74LVC1G00



V	Vı	C	R_{L}		V_{EXT}	
V _{CC}	"	CL	I KL	t _{PLH} /t _{PHL}	t _{PZH} /t _{PHZ}	t _{PZL} /t _{PLZ}
1.65 to 1.95 V	V _{CC}	30 pF	1 kΩ	open	GND	$2 \times V_{CC}$
2.3 to 2.7 V	V _{CC}	30 pF	500 Ω	open	GND	$2 \times V_{CC}$
2.7 V	2.7 V	50 pF	500 Ω	open	GND	6 V
3.0 to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	6 V
4.5 to 5.5 V	V _{CC}	50 pF	500 Ω	open	GND	$2 \times V_{CC}$

R_L = Load resistor.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig.6 Load circuitry for switching times.


Single 2-input NAND gate

74LVC1G00

PACKAGE OUTLINES

Plastic surface mounted package; 5 leads

SOT353



OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC EIAJ		PROJECTION	ISSUE DATE	
SOT353			SC-88A		97-02-28	

0.65

0.45

0.15

0.2

0.1

0.2

1.35 1.15

1.3

2002 May 15 9

max

0.1

mm

0.30


0.20

Single 2-input NAND gate

74LVC1G00

Plastic surface mounted package; 5 leads

SOT753



UNIT	A	A ₁	bp	С	D	E	е	HE	Lp	Q	v	w	у
mm	1.1 0.9	0.100 0.013	0.40 0.25	0.26 0.10	3.1 2.7	1.7 1.3	0.95	3.0 2.5	0.6 0.2	0.33 0.23	0.2	0.2	0.1

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT753			SC-74A			02-04-16	

Single 2-input NAND gate

74LVC1G00

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Single 2-input NAND gate

74LVC1G00

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW ⁽¹⁾		
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable		
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable ⁽²⁾	suitable		
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable		

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Single 2-input NAND gate

74LVC1G00

DATA SHEET STATUS

DATA SHEET STATUS(1)	PRODUCT STATUS ⁽²⁾	DEFINITIONS				
Objective data	Development	This data sheet contains data from the objective specification for production development. Philips Semiconductors reserves the right to change the specification in any manner without notice.				
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.				
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.				

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Single 2-input NAND gate

74LVC1G00

NOTES

Single 2-input NAND gate

74LVC1G00

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/03/pp16

Date of release: 2002 May 15

Document order number: 9397 750 09736

Let's make things better.





