

74F352 Dual 4-Input Multiplexer

General Description

The 74F352 is a very high-speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 74F352 is the functional equivalent of the 74F153 except with inverted outputs.

Features


- Inverted version of 74F153
- Separate enables for each multiplexer
- Input clamp diode limits high speed termination effects

Ordering Code:


Order Number	Package Number	Package Description
74F352SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F352PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Truth Table

Select Inputs		Inputs (a or b)						Output
S ₀	S ₁	$\bar{E}$	I ₀	I ₁	I ₂	I ₃	$\bar{Z}$	
X	X	H	X	X	X	X	H	
L	L	L	L	X	X	X	H	
L	L	L	H	X	X	X	L	
H	L	L	X	L	X	X	H	
H	L	L	X	H	X	X	L	
L	H	L	X	X	L	X	H	
L	H	L	X	X	H	X	L	
H	H	L	X	X	X	L	H	
H	H	L	X	X	X	H	L	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
$I_{0a}-I_{3a}$	Side A Data Inputs	1.0/1.0	20 μ A/-0.6 mA
$I_{0b}-I_{3b}$	Side B Data Inputs	1.0/1.0	20 μ A/-0.6 mA
S_0-S_1	Common Select Inputs	1.0/1.0	20 μ A/-0.6 mA
$\bar{E}_a$	Side A Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
$\bar{E}_b$	Side B Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
$\bar{Z}_a, \bar{Z}_b$	Multiplexer Outputs (Inverted)	50/33.3	-1 mA/20 mA


Functional Description

The 74F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S_0, S_1). The two 4-input multiplexer circuits have individual active LOW Enables ($\bar{E}_a, \bar{E}_b$) which can be used to strobe the outputs independently. When the Enables ($\bar{E}_a, \bar{E}_b$) are HIGH, the corresponding outputs ($\bar{Z}_a, \bar{Z}_b$) are forced HIGH. The logic equations for the outputs are shown below:

$$\begin{aligned}\bar{Z}_a &= \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + \\ &\quad I_{2a} \cdot S_1 \cdot S_0 + I_{3a} \cdot S_1 \cdot \bar{S}_0) \\ \bar{Z}_b &= \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + \\ &\quad I_{2b} \cdot S_1 \cdot S_0 + I_{3b} \cdot S_1 \cdot \bar{S}_0)\end{aligned}$$

The 74F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 74F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	–55°C to +150°C
V _{CC} Pin Potential to Ground Pin	–0.5V to +7.0V
Input Voltage (Note 2)	–0.5V to +7.0V
Input Current (Note 2)	–30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with V_{CC} = 0V)Standard Output –0.5V to V_{CC}

3-STATE Output –0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)**Recommended Operating Conditions**

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.



DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			–1.2	V	Min	I _{IN} = –18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC} 5% V _{CC}	2.5 2.7		V	Min	I _{OH} = –1 mA I _{OH} = –1 mA
V _{OL}	Output LOW Voltage	10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			–0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current	–60		–150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		9.3	14	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		13.3	20	mA	Max	V _O = LOW


AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = 0°C to +70°C V _{CC} = +5.0V C _L = 50 pF		Units
		Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	4.0	8.0	11.0	3.5	12.5	ns
t _{PHL}	S _n to Z _n	3.5	6.5	8.5	3.0	9.5	
t _{PLH}	Propagation Delay	3.0	4.5	6.0	2.5	7.0	ns
t _{PHL}	$\bar{E}_n$ to Z _n	3.0	5.0	7.0	2.5	8.0	
t _{PLH}	Propagation Delay	2.0	5.2	7.0	2.0	8.0	ns
t _{PHL}	I _n to Z _n	1.3	2.5	4.0	1.0	4.5	

Physical Dimensions inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION





DIMENSIONS ARE IN MILLIMETERS

NOTES:

- CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.


M16DRevB1



DETAIL A

**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com